參數(shù)資料
型號(hào): M5M4V64S30ATP-8L
廠商: Mitsubishi Electric Corporation
英文描述: Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85
中文描述: 64M號(hào)(4銀行甲2097152字× 8位)同步DRAM
文件頁(yè)數(shù): 43/51頁(yè)
文件大?。?/td> 1161K
代理商: M5M4V64S30ATP-8L
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
A0-9
A10
DQM
A11
Mar98
SDRAM (Rev.1.3)
M5M4V64S20ATP-8A,-8L,-8, -10L, -10
64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
Read Interrupted by Precharge @BL=4 CL=3
/CS
/RAS
/CAS
/WE
CKE
BA0,1
DQ
X
X
X
0
Y
0
Q0
Q0
Q0
ACT#0
READ#0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
tRCD
Y
1
PRE#1
CLK
X
X
X
1
tRRD
Q1
Q1
ACT#1
PRE#0
Q0
DQM read latency=2
1
Y
1
Burst Read is not interrupted
by Precharge of the other bank.
0
X
X
X
1
tRCD
tRP
READ#1
ACT#1
READ#1
Burst Read is interrupted
by Precharge of the same bank.
43
Italic parameter
indicates minimum case
相關(guān)PDF資料
PDF描述
M5M4V64S40ATP-10 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10L 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8A 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8L 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V64S40ATP-10 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10L 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8A 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8L 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM