- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377831 > M54HC259 (意法半導(dǎo)體) 8 Bit Addressable Latch(八位可尋址鎖存器) PDF資料下載
參數(shù)資料
| 型號(hào)： | M54HC259 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8 Bit Addressable Latch(八位可尋址鎖存器) |
| 中文描述： | 8位可尋址鎖存器（八位可尋址鎖存器） |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 264K |
| 代理商： | M54HC259 |
M54HC259
M74HC259
October 1992
8 BIT ADDRESSABLE LATCH
B1R
(Plastic Package)
ORDER CODES :
M54HC259F1R
M74HC259B1R
M74HC259M1R
M74HC259C1R
F1R
(CeramicPackage)
M1R
(MicroPackage)
C1R
(Chip Carrier)
PIN CONNECTIONS
(top view)
NC =
No Internal
Connection
.
HIGH SPEED
t
PD
= 15 ns(TYP.) at V
CC
= 5 V
.
LOWPOWER DISSIPATION
I
CC
= 4
μ
A(MAX.) at T
A
= 25
°
C
.
HIGH NOISE IMMUNITY
V
NIH
= V
NIL
= 28 % V
CC
(MIN.)
.
OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.
SYMMETRICAL PROPAGATION DELAYS
IOH
= I
OL
= 4 mA(MIN.)
.
BALANCEDPRORAGATION DELAYS
t
PLH
= t
PHL
.
WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V to 6 V
.
PIN AND FUNCTION COMPATIBLE WITH
54/74LS259
DESCRIPTION
The M54/74HC259 is a high speed CMOS 8 BIT
ADDRESSABLE LATCH fabricated in silicon gate
C
2
MOStechnology.Ithas thesame highspeedper-
formance of LSTTL combined with true CMOS low
powerconsumption.
The M54HC259/M74HC259 has single data input
(D) 8 latch outputs (Q0-Q7), 3 address inputs (A,B,
and C), common enable input (E), and a common
CLEARinput.To operate this device asanaddress-
able latch, data is held on the D input, and the ad-
dressof thelatchintowhich thedataistobeentered
is held on the A, B, and C inputs. WhenENABLE is
taken low the data flows through to the addresses
output. The data is stored on the positive-going
edgeofthe ENABLE pulse. Allunaddressed latches
will remain unaffected. With ENABLE in the high
statethedeviceisdeselected and all latches remain
intheirprevious state,unaffected bychanges onthe
data or address inputs. To eliminate the possibility
of entering erroneous data into the latches, the EN-
ABLE should be held high (inactive) while the ad-
dresslinesarechanging. IfENABLE isheldhighand
CLEARis takenlow all eight latches are cleared to
the lowstate.IfENABLE islowall latchesexceptthe
addressed latch will be cleared. The addressed
latchwillinsteadfollowthe Dinput, effectivelyimple-
menting a 3-to8 line decoder.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
1/12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M54HC266 | Quad Exclusive NOR Gate with Open Drain(四漏極開(kāi)路異或非門(mén)) |
| M54HC273 | Octal D Type Flip Flop with Clear(帶清除端的八D觸發(fā)器) |
| M54HC27F1R | TRIPLE 3-INPUT NOR GATE |
| M54HC27 | Triple 3-Input NOR Gate(三3輸入或非門(mén)) |
| M54HC10F1R | TRIPLE 3-INPUT NAND GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M54HC259F1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 BIT ADDRESSABLE LATCH |
| M54HC266 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HC266 QUAD EXCLUSIVE NOR GATE WITH OPEN DRAIN HC7266 QUAD EXCLUSIVE NOR GATE |
| M54HC266B1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HC266 QUAD EXCLUSIVE NOR GATE WITH OPEN DRAIN HC7266 QUAD EXCLUSIVE NOR GATE |
| M54HC266C1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HC266 QUAD EXCLUSIVE NOR GATE WITH OPEN DRAIN HC7266 QUAD EXCLUSIVE NOR GATE |
| M54HC266F1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HC266 QUAD EXCLUSIVE NOR GATE WITH OPEN DRAIN HC7266 QUAD EXCLUSIVE NOR GATE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。