- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17043 > M52277EVB (Freescale Semiconductor)BOARD DEMO FOR MCF5227 PDF資料下載
參數(shù)資料
| 型號(hào)： | M52277EVB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 43/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO FOR MCF5227 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ColdFire® |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MCF52277 |
| 所含物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁
MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8
Hardware Design Considerations
Freescale Semiconductor
6
3.3
ADC Power Filtering
To minimize noise, an external filters is required for the ADCVDD power pin. The filter shown in Figure 4 should be connected
between the board EVDD and the ADCVDD pin. The resistor and capacitors should be placed as close to the dedicated ADCVDD
pin as possible.
Figure 4. ADC VDD Power Filter
3.4
Supply Voltage Sequencing
The relationship between SDVDD and EVDD is non-critical during power-up and power-down sequences. Both SDVDD (2.5V
or 3.3V) and EVDD are specified relative to IVDD.
3.4.1
Power Up Sequence
If EVDD/SDVDD are powered up with IVDD at 0 V, then the sense circuits in the I/O pads will cause all pad output drivers
connected to the EVDD/SDVDD to be in a high impedance state. There is no limit on how long after EVDD/SDVDD powers up
before IVDD must powered up. IVDD should not lead the EVDD, SDVDD or PLLVDD by more than 0.4 V during power ramp-up,
or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than
500 us to avoid turning on the internal ESD protection clamp diodes.
3.4.2
Power Down Sequence
If IVDD/PLLVDD are powered down first, then sense circuits in the I/O pads will cause all output drivers to be in a high
impedance state. There is no limit on how long after IVDD and PLLVDD power down before EVDD or SDVDD must power
down. IVDD should not lag EVDD, SDVDD, or PLLVDD going low by more than 0.4 V during power down or there will be
undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.
The recommended power down sequence is as follows:
1.
Drop IVDD/PLLVDD to 0 V.
2.
Drop EVDD/SDVDD supplies.
Board EVDD
0
Ω
0.1 F
ADC VDD Pin
10 F
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490925 | CABLE JUMPER 1.25MM .076M 23POS |
| ECM12DSEH-S13 | CONN EDGECARD 24POS .156 EXTEND |
| VI-J1R-EY | CONVERTER MINIMOD DC/DC 7.5V 50W |
| VE-21T-EY | CONVERTER MOD DC/DC 6.5V 50W |
| 0210490924 | CABLE JUMPER 1.25MM .076M 23POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M5228FP | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5228P | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5229 | 制造商:Panasonic Industrial Company 功能描述:DISCD IC |
| M-522CT | 制造商:NEC 制造商全稱:NEC 功能描述:DC Line Fileters |
| M522D | 制造商:GOSSEN METRAWATT 功能描述:PSI MODULE PROFITEST PSI-BC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。