- 您現(xiàn)在的位置：買賣IC網 > PDF目錄296402 > M50FW080NB5T (意法半導體) 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M50FW080NB5T |
| 廠商： | 意法半導體 |
| 英文描述： | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| 中文描述： | 8兆1兆× 8，統(tǒng)一座3V電源閃存固件集線器 |
| 文件頁數(shù)： | 6/47頁 |
| 文件大?。?/td> | 765K |
| 代理商： | M50FW080NB5T |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
M50FW080
14/47
Figure 7. FWH Bus Read Waveforms
Table 5. FWH Bus Write Field Definitions
18
1
TAR
1111b
O
The FWH Flash Memory drives FWH0-FWH3 to 1111b to
indicate a turnaround cycle.
19
1
TAR
1111b
(float)
N/A
The FWH Flash Memory floats its outputs, the host takes
control of FWH0-FWH3.
Clock
Cycle
Number
Clock
Cycle
Count
Field
FWH0-
FWH3
Memory
I/O
Description
1
START
1110b
I
On the rising edge of CLK with FWH4 Low, the contents of
FWH0-FWH3 indicate the start of a FWH Write Cycle.
2
1
IDSEL
XXXX
I
Indicates which FWH Flash Memory is selected. The value
on FWH0-FWH3 is compared to the IDSEL strapping on the
FWH Flash Memory pins to select which FWH Flash
Memory is being addressed.
3-9
7
ADDR
XXXX
I
A 28-bit address phase is transferred starting with the most
significant nibble first.
10
1
MSIZE
0000b
I
Always 0000b (single byte transfer).
11-12
2
DATA
XXXX
I
Data transfer is two cycles, starting with the least significant
nibble.
13
1
TAR
1111b
I
The host drives FWH0-FWH3 to 1111b to indicate a
turnaround cycle.
14
1
TAR
1111b
(float)
O
The FWH Flash Memory takes control of FWH0-FWH3
during this cycle.
15
1
SYNC
0000b
O
The FWH Flash Memory drives FWH0-FWH3 to 0000b,
indicating it has received data or a command.
16
1
TAR
1111b
O
The FWH Flash Memory drives FWH0-FWH3 to 1111b,
indicating a turnaround cycle.
17
1
TAR
1111b
(float)
N/A
The FWH Flash Memory floats its outputs and the host takes
control of FWH0-FWH3.
Clock
Cycle
Number
Clock
Cycle
Count
Field
FWH0-
FWH3
Memory
I/O
Description
AI03437
CLK
FWH4
FWH0-FWH3
Number of
clock cycles
START
IDSEL
ADDR
MSIZE
TAR
SYNC
DATA
TAR
11712322
相關PDF資料 |
PDF描述 |
|---|---|
| M50FW080NB5TG | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M524-012.8M | TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT |
| M504-020.0M | TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT |
| M504-012.8M | TCVCXO, CLOCK, 12.8 MHz, CMOS OUTPUT |
| M614-020.0M | TCVCXO, CLOCK, 20 MHz, CMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M50FW080NB5TG | 功能描述:閃存 SERIAL FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50FW080NB5TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50G1041 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multilayer Ceramic Capacitors |
| M50G1041-F | 制造商:CDE 制造商全稱:Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors |
| M50G104J1 | 功能描述:CAP CER 0.1UF 100V 5% RADIAL RoHS:否 類別:電容器 >> 陶瓷 系列:M50 標準包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類型:表面貼裝，MLCC 工作溫度:-55°C ~ 125°C 應用:自動 額定值:AEC-Q200 封裝/外殼:0805（2012 公制） 尺寸/尺寸:0.079" L x 0.047" W（2.00mm x 1.20mm） 高度 - 座高（最大）:- 厚度（最大）:- 引線間隔:- 特點:- 包裝:帶卷 (TR) 引線型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。