- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383299 > M470L3224FU0 (SAMSUNG SEMICONDUCTOR CO. LTD.) ; Impedance:129ohm; Cable Width:0.72"; External Width:1.125"; Length:1.25"; External Depth:1.155"; Cable Diameter Max:0.78"; External Height:1.55"; Width (Latch Included):1.23" PDF資料下載
參數(shù)資料
| 型號(hào)： | M470L3224FU0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | ; Impedance:129ohm; Cable Width:0.72"; External Width:1.125"; Length:1.25"; External Depth:1.155"; Cable Diameter Max:0.78"; External Height:1.55"; Width (Latch Included):1.23" |
| 中文描述： | 的DDR SDRAM SODIMM |
| 文件頁(yè)數(shù)： | 13/20頁(yè) |
| 文件大?。?/td> | 264K |
| 代理商： | M470L3224FU0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
DDR SDRAM
128MB, 256MB SODIMM Pb-Free
Revision 1.2 Oct. 2004
Parameter
Symbol
B3
(DDR333@CL=2.5))
Min
A2
(DDR266@CL=2.0)
Min
B0
(DDR266@CL=2.5))
Min
Unit
Note
Max
Max
Max
Mode register set cycle time
tMRD
12
15
15
ns
DQ & DM setup time to DQS
tDS
0.45
0.5
0.5
ns
j, k
DQ & DM hold time to DQS
tDH
0.45
0.5
0.5
ns
j, k
Control & Address input pulse width
tIPW
2.2
2.2
2.2
ns
8
DQ & DM input pulse width
tDIPW
1.75
1.75
1.75
ns
8
Power down exit time
tPDEX
6
7.5
7.5
ns
Exit self refresh to non-Read command
tXSNR
75
75
75
ns
Exit self refresh to read command
tXSRD
200
200
200
tCK
Refresh interval time
tREFI
7.8
7.8
7.8
us
4
Output DQS valid window
tQH
tHP
-tQHS
-
tHP
-tQHS
-
tHP
-tQHS
-
ns
11
Clock half period
tHP
tCLmin
or tCHmin
-
tCLmin
or tCHmin
-
tCLmin
or tCHmin
-
ns
10, 11
Data hold skew factor
tQHS
0.55
0.75
0.75
ns
11
DQS write postamble time
tWPST
0.4
0.6
0.4
0.6
0.4
0.6
tCK
2
Active to Read with Auto precharge
command
tRAP
18
20
20
Autoprecharge write recovery +
Precharge time
tDAL
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
tCK
13
System Characteristics for DDR SDRAM
The following specification parameters are required in systems using DDR333 & DDR266 devices to ensure proper sys-
tem performance. these characteristics are for system simulation purposes and are guaranteed by design.
Table 1 :
Input Slew Rate for DQ, DQS, and DM
Table 2
:
Input Setup & Hold Time Derating for Slew Rate
Table 3 : Input/Output Setup & Hold Time Derating for Slew Rate
AC CHARACTERISTICS
DDR333
DDR266
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
Units
Notes
DQ/DM/DQS input slew rate measured between
VIH(DC), VIL(DC) and VIL(DC), VIH(DC)
DCSLEW
TBD
TBD
TBD
TBD
V/ns
a, m
Input Slew Rate
tIS
tIH
Units
Notes
0.5 V/ns
0
0
ps
i
0.4 V/ns
+50
0
ps
i
0.3 V/ns
+100
0
ps
i
Input Slew Rate
tDS
tDH
Units
Notes
0.5 V/ns
0
0
ps
k
0.4 V/ns
+75
+75
ps
k
0.3 V/ns
+150
+150
ps
k
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M485L1624FU0-CB0 | DDR SDRAM SODIMM |
| M485L1624FU0-CB3 | DDR SDRAM SODIMM |
| M470L3224FT0 | DDR SDRAM SODIMM |
| M470L3224FT0-CA2 | DDR SDRAM SODIMM |
| M470L3224FT0-CB0 | DDR SDRAM SODIMM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M470L3224FU0-CA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM |
| M470L3224FU0-CB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM |
| M470L3224FU0-CB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM SODIMM |
| M470L3224HU0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Product Guide |
| M470L3224JU0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Product Guide |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。