- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384638 > M470L3223DT0-CA2 (SAMSUNG SEMICONDUCTOR CO. LTD.) 256MB DDR SDRAM MODULE PDF資料下載
參數(shù)資料
| 型號(hào)： | M470L3223DT0-CA2 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256MB DDR SDRAM MODULE |
| 中文描述： | 256MB的DDR內(nèi)存模塊 |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 171K |
| 代理商： | M470L3223DT0-CA2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
M470L3223DT0
Rev. 0.0 Dec. 2001
1. Maximum burst refresh of 8
2. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from
High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress,
DQS could be High at this time, depending on tDQSS.
3. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter,
but system performance (bus turnaround) will degrade accordingly.
4. For registered DINNs, t
CL
and t
CH
are
≥
45% of the period including both the half period jitter (t
JIT(HP)
) of the PLL and the half period
jitter due to crosstalk (t
JIT
(crosstalk)
) on the DIMM.
5. For each of the terms, if not already an integer, round to the next highest integer. tCK is actual to the system clock cycle time.
Parameter
Symbol
-TCB3(DDR333)
Unit
Note
Min
Max
Mode register set cycle time
tMRD
12
ns
Control & Address input pulse width
(for each input)
tIPW
2.2
ns
DQ & DM input pulse width(for each input)
tDIPW
1.75
ns
Exit self refresh to non read command
tXSNR
75
ns
Exit self refresh to read command
tXSRD
200
tCK
Refresh interval time
64Mb, 128Mb
tREFI
15.6
us
1
256Mb
7.8
us
1
Output DQS valid window
tQH
tHP-tQHS
-
ns
4
Clock half period
tHP
tCLmin
or tCHmin
-
ns
Data hold skew factor
tQHS
0.55
ns
DQS write postamble time
tRAP
tRCD or
tRAS min
ns
3
Auto Precharge Write recovery +
Precharge time
tDAL
(tWR/tCK) +
(tRP/tCK)
tCK
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M470L3223DT0-CB0 | 256MB DDR SDRAM MODULE |
| M470L3223DT0-CB3 | 256MB DDR SDRAM MODULE |
| M470L3223DT0-CLA0 | 256MB DDR SDRAM MODULE |
| M470L3223DT0-CLA2 | 256MB DDR SDRAM MODULE |
| M470L3223DT0-CLB0 | 256MB DDR SDRAM MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M470L3223DT0-CB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
| M470L3223DT0-CB3 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
| M470L3223DT0-CLA0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
| M470L3223DT0-CLA2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
| M470L3223DT0-CLB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。