- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45050 > M41T82ZQA6E (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, QCC16 PDF資料下載
參數(shù)資料
| 型號： | M41T82ZQA6E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
| 封裝： | 4 X 4 MM, ROHS COMPLIANT, QFN-16 |
| 文件頁數(shù)： | 7/58頁 |
| 文件大?。?/td> | 462K |
| 代理商： | M41T82ZQA6E |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
M41T82 M41T83
Operation
2.1
2-wire bus characteristics
The bus is intended for communication between different ICs. It consists of two lines: a bi-
directional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be
connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
●
Data transfer may be initiated only when the bus is not busy.
●
During data transfer, the data line must remain stable whenever the clock line is High.
●
Changes in the data line, while the clock line is High, will be interpreted as control
signals.
Accordingly, the following bus conditions have been defined:
2.1.1
Bus not busy
Both data and clock lines remain High.
2.1.2
Start data transfer
A change in the state of the data line, from high to Low, while the clock is High, defines the
START condition.
2.1.3
Stop data transfer
A change in the state of the data line, from Low to High, while the clock is High, defines the
STOP condition.
2.1.4
Data valid
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line may be
changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition a device that gives out a message is called “transmitter,” the receiving device
that gets the message is called “receiver.” The device that controls the message is called
“master.” The devices that are controlled by the master are called “slaves.”
相關PDF資料 |
PDF描述 |
|---|---|
| M41T82RQA6F | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
| M41T82RMY6F | 1 TIMER(S), REAL TIME CLOCK, PDSO18 |
| M41T82SQA6F | 1 TIMER(S), REAL TIME CLOCK, QCC16 |
| M41T83RM6F | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| M41T83ZM6E | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M41T82ZQA6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial I2C bus RTC with battery switchover |
| M41T83 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial I2C bus RTC with battery switchover |
| M41T83_12 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial I2C bus real-time clock (RTC) with battery switchover |
| M41T83RM6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial RTC with battery switchover |
| M41T83RM6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial RTC with battery switchover |
發(fā)布緊急采購，3分鐘左右您將得到回復。