- 您現(xiàn)在的位置：買賣IC網 > PDF目錄180205 > M391T2953CZ3-CCC 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | M391T2953CZ3-CCC |
| 元件分類： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 780K |
| 代理商： | M391T2953CZ3-CCC |
Rev. 1.5 October 2006
UDIMM
DDR2 SDRAM
19 of 24
Speed
DDR2-800(E7)
DDR2-800(F7)
DDR2-667(E6)
DDR2-533(D5)
DDR2-400(CC)
Units
Bin(CL - tRCD - tRP)
5 - 5 - 5
6 - 6 - 6
5 - 5 - 5
4 - 4 - 4
3 - 3 - 3
Parameter
min
max
min
max
min
max
min
max
min
max
tCK, CL=3
5
8
-
5
8
5
8
5
8
ns
tCK, CL=4
3.75
8
3.75
8
3.75
8
3.75
8
5
8
ns
tCK, CL=5
2.5
8
3
8
3
8
3.75
8
-
ns
tCK, CL=6
-
2.5
8
-
ns
tRCD
12.5
-
15
-
15
-
15
-
15
-
ns
tRP
12.5
-
15
-
15
-
15
-
15
-
ns
tRC
57.5
-
60
-
54
-
55
-
55
-
ns
tRAS
45
70000
45
70000
39
70000
40
70000
40
70000
ns
14.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400
Parameter
Symbol
256Mb
512Mb
1Gb
2Gb
4Gb
Units
Refresh to active/Refresh command time
tRFC
75
105
127.5
195
327.5
ns
Average periodic refresh interval
tREFI
0
°C ≤ TCASE ≤ 85°C
7.8
s
85
°C < TCASE ≤ 95°C
3.9
s
(VDD=1.8V, VDDQ=1.8V, TA=25oC)
Note : DM is internally loaded to match DQ and DQS identically.
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Units
Non-ECC
M378T6553CZ3
M378T6553CZ0
M378T2953CZ3
M378T2953CZ0
M378T3354CZ3
M378T3354CZ0
Input capacitance, CK and CK
CCK0
-
24
-
26
-
22
pF
CCK1
-
25
-
28
-
24
CCK2
-
25
28
24
Input capacitance, CKE and CS
CI1
-
42
-
42
-
34
Input capacitance, Addr, RAS, CAS, WE
CI2
-
42
-
42
-
34
Input/output capacitance, DQ, DM, DQS, DQS
CIO(400/533)
-
6
-
10
-
6
CIO(667/800)
-
5.5
-
9
-
5.5
ECC
Symbol
M391T6553CZ3
M391T6553CZ0
M391T2953CZ3
M391T2953CZ0
Units
Input capacitance, CK and CK
CCK0
-
25
-
28
pF
CCK1
-
25
-
28
CCK2
25
28
Input capacitance, CKE and CS
CI1
-
44
-
44
Input capacitance, Addr, RAS, CAS, WE
CI2
-
44
-
44
Input/output capacitance, DQ, DM, DQS, DQS
CIO(400/533)
-
6
-
10
CIO(667/800)
-
5.5
-
9
13.0 Input/Output Capacitance
(TOPER ; VDDQ = 1.8V + 0.1V; VDD = 1.8V + 0.1V)
14.1 Refresh Parameters by Device Density
14.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
相關PDF資料 |
PDF描述 |
|---|---|
| M3933/16-55N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-55S | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-56N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-56S | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
| M3933/16-57N | 0 MHz - 18000 MHz RF/MICROWAVE FIXED ATTENUATOR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M391T2953CZ3-CD5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Unbuffered SDRAM MODULE 240pin Unbuffered Module based on 512Mb C-die 64/72-bit Non-ECC/ECC |
| M391T2953CZ3-CE6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Unbuffered SDRAM MODULE 240pin Unbuffered Module based on 512Mb C-die 64/72-bit Non-ECC/ECC |
| M391T2953CZ3-CE600 | 制造商:Samsung Semiconductor 功能描述:512 DDR SDRAM MODUL X72 BOC(LF) - Trays |
| M391T2953CZ3-CE7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Unbuffered SDRAM MODULE 240pin Unbuffered Module based on 512Mb C-die 64/72-bit Non-ECC/ECC |
| M391T3253FG0-CC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR2 Unbuffered SDRAM MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復。