參數(shù)資料
型號： M38037M8-XXXFP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁數(shù)： 74/135頁
文件大?。?/td> 2055K
代理商： M38037M8-XXXFP
74
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
The AL bit is set to
“
0
”
in one of the following conditions:
Executing a write instruction to the I
2
C data shift register (S0: ad-
dress 0011
16
)
When the ES0 bit is
“
0
”
At reset
Arbitration lost :The status in which communication as a master is dis-
abled.
Bit 4: SCL pin low hold bit (PIN)
This bit generates an interrupt request signal. Each time 1-byte
data is transmitted, the PIN bit changes from
“
1
”
to
“
0.
”
At the
same time, an interrupt request signal occurs to the CPU. The PIN
bit is set to
“
0
”
in synchronization with a falling of the last clock (in-
cluding the ACK clock) of an internal clock and an interrupt
request signal occurs in synchronization with a falling of the PIN
bit. When the PIN bit is
“
0,
”
the SCL is kept in the
“
0
”
state and
clock generation is disabled. Figure 69 shows an interrupt request
signal generating timing chart.
The PIN bit is set to
“
1
”
in one of the following conditions:
Executing a write instruction to the I
2
C data shift register (S0:
address 0011
16
). (This is the only condition which the prohibition
of the internal clock is released and data can be communicated
except for the start condition detection.)
When the ES0 bit is
“
0
”
At reset
When writing
“
1
”
to the PIN bit by software
The PIN bit is set to
“
0
”
in one of the following conditions:
Immediately after completion of 1-byte data transmission (includ-
ing when arbitration lost is detected)
Immediately after completion of 1-byte data reception
In the slave reception mode, with ALS =
“
0
”
and immediately af-
ter completion of slave address agreement or general call
address reception
In the slave reception mode, with ALS =
“
1
”
and immediately af-
ter completion of address data reception
Bit 5: Bus busy flag (BB)
This bit indicates the status of use of the bus system. When this
bit is set to
“
0,
”
this bus system is not busy and a START condition
can be generated. The BB flag is set/reset by the SCL, SDA pins
input signal regardless of master/slave. This flag is set to
“
1
”
by
detecting the START condition, and is set to
“
0
”
by detecting the
STOP condition. The condition of these detecting is set by the
START/STOP condition setting bits (SSC4
–
SSC0) of the I
2
C
START/STOP condition control register (S2D: address 0016
16
).
When the ES0 bit of the I
2
C control register (bit 3 of S1D, address
0014
16
) is
“
0
”
or reset, the BB flag is set to
“
0.
”
For the writing function to the BB flag, refer to the sections
“
START Condition Generating Method
”
and
“
STOP Condition Gen-
erating Method
”
described later.
[I
2
C Status Register (S1)] 0013
16
The I
2
C status register (S1: address 0013
16
) controls the I
2
C-BUS
interface status. The low-order 4 bits are read-only bits and the
high-order 4 bits can be read out and written to.
Set
“
0000
2
”
to the low-order 4 bits, because these bits become the
reserved bits at writing.
Bit 0: Last receive bit (LRB)
This bit stores the last bit value of received data and can also be
used for ACK receive confirmation. If ACK is returned when an
ACK clock occurs, the LRB bit is set to
“
0.
”
If ACK is not returned,
this bit is set to
“
1.
”
Except in the ACK mode, the last bit value of
received data is input. The state of this bit is changed from
“
1
”
to
“
0
”
by executing a write instruction to the I
2
C data shift register
(S0: address 0011
16
).
Bit 1: General call detecting flag (AD0)
When the ALS bit is
“
0
”
, this bit is set to
“
1
”
when a general call
whose address data is all
“
0
”
is received in the slave mode. By a
general call of the master device, every slave device receives con-
trol data after the general call. The AD0 bit is set to
“
0
”
by
detecting the STOP condition or START condition, or reset.
General call: The master transmits the general call address
“
00
16
”
to all
slaves.
Bit 2: Slave address comparison flag (AAS)
This flag indicates a comparison result of address data when the
ALS bit is
“
0
”
.
In the slave receive mode, when the 7-bit addressing format is
selected, this bit is set to
“
1
”
in one of the following conditions:
The address data immediately after occurrence of a START
condition agrees with the slave address stored in the high-or-
der 7 bits of the I
2
C slave address register.
A general call is received.
In the slave receive mode, when the 10-bit addressing format is
selected, this bit is set to
“
1
”
with the following condition:
When the address data is compared with the I
2
C slave ad-
dress register (8 bits consisting of slave address and RWB
bit), the first bytes agree.
This bit is set to
“
0
”
by executing a write instruction to the I
2
C
data shift register (S0: address 0011
16
) when ES0 is set to
“
1
”
or reset.
Bit 3: Arbitration lost
detecting flag (AL)
In the master transmission mode, when the SDA is made
“
L
”
by
any other device, arbitration is judged to have been lost, so that
this bit is set to
“
1.
”
At the same time, the TRX bit is set to
“
0,
”
so
that immediately after transmission of the byte whose arbitration
was lost is completed, the MST bit is set to
“
0.
”
The arbitration lost
can be detected only in the master transmission mode. When ar-
bitration is lost during slave address transmission, the TRX bit is
set to
“
0
”
and the reception mode is set. Consequently, it becomes
possible to detect the agreement of its own slave address and ad-
dress data transmitted by another master device.
相關(guān)PDF資料
PDF描述
M38047M8-XXXFP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M8-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38037M8-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M3803 Single Chip 8 Bits Microcomputer(8位單片機(jī))
M3804 Single Chip 8 Bits Microcomputer(8位單片機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38039FFHFP#U0 功能描述:IC 740 MCU FLASH 60K 64QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設(shè)備:DMA，POR，PWM，WDT 輸入/輸出數(shù):121 程序存儲器容量:384KB（384K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b，D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M38039FFHHP 功能描述:MCU 3/5V 56K+4K 64-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
M38039FFH-HP#U 制造商:Renesas Electronics Corporation 功能描述:8BIT 740 CISC 56KB FLASH 16.8MHZ 3.3/5V - Trays
M38039FFHHP#U0 功能描述:MCU 3/5V 56K+4K PB-FREE 64-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 標(biāo)準(zhǔn)包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
M38039FFHKP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 3/5V 56K+4K PB-FREE 64-LQFP - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*