
Table of Contents
i
7702/7703 Group User’s Manual
1.2 Pin configuration ................................................................................................................... 1-4
1.3 Pin description ...................................................................................................................... 1-6
1.4 Block diagram ...................................................................................................................... 1-12
2.1 Central processing unit ....................................................................................................... 2-2
2.1.1 Accumulator (Acc) ......................................................................................................... 2-3
2.1.2 Index register X (X) ....................................................................................................... 2-3
2.1.3 Index register Y (Y) ....................................................................................................... 2-3
2.1.5 Program counter (PC) ................................................................................................... 2-5
2.2 Bus interface unit ............................................................................................................... 2-10
2.2.1 Overview ....................................................................................................................... 2-10
2.3 Access space ....................................................................................................................... 2-16
2.3.1 Banks ............................................................................................................................ 2-17
2.3.2 Direct page ................................................................................................................... 2-17
2.4 Memory assignment ........................................................................................................... 2-18
2.5 Processor modes ................................................................................................................ 2-21
2.5.1 Single-chip mode ......................................................................................................... 2-22
3.1 Programmable I/O ports ...................................................................................................... 3-2
3.1.2 Port register .................................................................................................................... 3-4
4.1 Overview .................................................................................................................................. 4-2