參數(shù)資料
型號: M37531E4GP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP32
封裝: 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32
文件頁數(shù): 139/216頁
文件大小: 1400K
代理商: M37531E4GP
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁當前第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁
1-2
1
OVERVIEW
32182 Group User’s Manual (Rev.1.0)
1.1 Outline of the 32182 Group
The 32182 group (hereafter simply the 32182) belongs to the M32R/ECU series in the M32R family of
Renesas microcomputers. For details about the current development status of the 32182, please contact your
nearest office of Renesas or its distributor.
Table 1.1.1 Product List
Type Name
ROM Size
RAM Size
Package Type
Operating Ambient Temperature
M32182F3VFP
384 Kbytes
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 125°C (@64 MHz)
M32182F3UFP
384 Kbytes
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 105°C (@80 MHz)
M32182F3TFP
384 Kbytes
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 85°C (@80 MHz)
M32182F8VFP
1 Mbyte
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 125°C (@64 MHz)
M32182F8UFP
1 Mbyte
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 105°C (@80 MHz)
M32182F8TFP
1 Mbyte
64 Kbytes
144-pin LQFP: 144P6Q-A (0.5 mm pitch)
–40°C to 85°C (@80 MHz)
1.1.1 M32R Family CPU Core with Built-in FPU (M32R-FPU)
(1) Based on a RISC architecture
The 32182 is a group of 32-bit RISC single-chip microcomputers. The M32R-FPU in this group of
microcomputers incorporates a fully IEEE 754-compliant, single-precision FPU in order to materialize
the common instruction set and the high-precision arithmetic operation of the M32R CPU. The 32182
products listed in the above table are built around the M32R-FPU and incorporates flash memory,
RAM and various peripheral functions, all integrated into a single chip.
The M32R-FPU is constructed based on a RISC architecture. Memory is accessed using load/store
instructions, and various arithmetic/logic operations are executed using register-to-register operation
instructions.
The internally has sixteen 32-bit general-purpose registers. The instruction set consists of 100 dis-
crete instructions in total (83 instructions common to the M32R family plus 17 FPU and extended
instructions). These instructions are either 16 bits or 32 bits long.
In addition to the ordinary load/store instructions, the M32R-FPU supports compound instructions
such as Load & Address Update and Store & Address Update. These instructions help to speed up
data transfers.
(2) Five-stage pipelined processing
The M32R-FPU supports five-stage pipelined instruction processing consisting of Instruction Fetch,
Decode, Execute, Memory Access and Write Back (processed in six stages when performing float-
ing-point arithmetic). Not just load/store instructions and register-to-register operation instructions,
but also floating-point arithmetic instructions and compound instructions such as Load & Address
Update and Store & Address Update are executed in one CPUCLK period (which is equivalent to 12.5
ns when f(CPUCLK) = 80 MHz).
Although instructions are supplied to the execution stage in the order in which they were fetched, it is
possible that if the load/store instruction supplied first is extended by wait cycles inserted in memory
access, the subsequent register-to-register operation instruction will be executed before that instruc-
tion. Using such a facility, which is known as the “out-of-order-completion” mechanism, the M32R-
FPU is able to control instruction execution without wasting clock cycles.
(3) Compact instruction code
The M32R-FPU supports two instruction formats: one 16 bits long, and one 32 bits long. Use of the
16-bit instruction format especially helps to suppress the code size of a program.
Moreover, the availability of 32-bit instructions makes programming easier and provides higher per-
formance at the same clock speed than in architectures where the address space is segmented. For
example, some 32-bit instructions allow control to jump to an address 32 Mbytes forward or backward
from the currently executed address in one instruction, making programming easy.
1.1 Outline of the 32182 Group
相關(guān)PDF資料
PDF描述
M37531E8SP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP32
M37531M4-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36
M37531M4-XXXGP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32
M37531M4T-XXXGP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32
M37531M8-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37531E4SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37531E8FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37531E8SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37531M4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37531M4-606SP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER