- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384636 > M37531 (Mitsubishi Electric Corporation) Single Chip 8 Bits CMOS Microcomputer(8位單片機) PDF資料下載
參數(shù)資料
| 型號： | M37531 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Single Chip 8 Bits CMOS Microcomputer(8位單片機) |
| 中文描述： | 單芯片的CMOS 8位單片機（8位單片機） |
| 文件頁數(shù)： | 16/64頁 |
| 文件大?。?/td> | 631K |
| 代理商： | M37531 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
7531 Group
MITSUBISHI MICROCOMPUTERS
16
Interrupts
Interrupts occur by 12 different sources : 4 external sources, 7 inter-
nal sources and 1 software source.
Interrupt control
All interrupts except the BRK instruction interrupt have an interrupt
request bit and an interrupt enable bit, and they are controlled by the
interrupt disable flag. When the interrupt enable bit and the interrupt
request bit are set to “1” and the interrupt disable flag is set to “0”, an
interrupt is accepted.
The interrupt request bit can be cleared by program but not be set.
The interrupt enable bit can be set and cleared by program.
It becomes usable by switching CNTR
0
and AD conversion interrupt
sources with bit 7 of the interrupt edge selection register, timer 2 and
serial I/O2 interrupt sources with bit 6, timer X and key-on wake-up
interrupt sources with bit 5, and serial I/O1 transmit and INT
1
inter-
rupt sources with bit 4.
The reset and BRK instruction interrupt can never be disabled with
any flag or bit. All interrupts except these are disabled when the in-
terrupt disable flag is set.
When several interrupts occur at the same time, the interrupts are
received according to priority.
Interrupt operation
Upon acceptance of an interrupt the following operations are auto-
matically performed:
1. The processing being executed is stopped.
2. The contents of the program counter and processor status regis-
ter are automatically pushed onto the stack.
3. The interrupt disable flag is set and the corresponding interrupt
request bit is cleared.
4. Concurrently with the push operation, the interrupt destination
address is read from the vector table into the program counter.
Notes on use
When the active edge of an external interrupt (INT
0
, INT
1
,CNTR
0
) is
set, the interrupt request bit may be set.
Therefore, please take following sequence:
1. Disable the external interrupt which is selected.
2. Change the active edge in interrupt edge selection register. (in
case of CNTR
0
: Timer X mode register)
3. Clear the set interrupt request bit to “0”.
4. Enable the external interrupt which is selected.
Table 6 Interrupt vector address and priority
Vector addresses (Note 1)
High-order
FFFD
16
FFFB
16
FFF9
16
FFF7
16
FFF5
16
FFF3
16
FFF1
16
FFEF
16
FFED
16
Priority
1
2
3
4
5
6
7
8
9
Low-order
FFFC
16
FFFA
16
FFF8
16
FFF6
16
FFF4
16
FFF2
16
FFF0
16
FFEE
16
FFEC
16
Interrupt request generating conditions
At reset input
At completion of serial I/O1 data receive
At completion of serial I/O1 transmit shift or
when transmit buffer is empty
At detection of either rising or falling edge
of INT
1
input
At detection of either rising or falling edge
of INT
0
input
At timer X underflow
At falling of conjunction of input logical
level for port P0 (at input)
At timer 1 underflow
At timer 2 underflow
At completion of transmit/receive shift
At detection of either rising or falling edge
of CNTR
0
input
At completion of A-D conversion
At BRK instruction execution
Remarks
Non-maskable
Valid when serial I/O1 is selected
Valid when serial I/O1 is selected
External interrupt
(active edge selectable)
External interrupt
(active edge selectable)
External interrupt (valid at falling)
STP release timer underflow
External interrupt (active edge
selectable)
Non-maskable software interrupt
Interrupt source
Reset (Note 2)
Serial I/O1
receive
Serial I/O1
transmit
INT
1
(Note 3)
INT
0
Timer X
Key-on wake-up
Timer 1
Timer 2
Serial I/O2
CNTR
0
A-D conversion
BRK instruction
Note 1:
Vector addressed contain internal jump destination addresses.
2:
Reset function in the same way as an interrupt with the highest priority.
3:
It is an interrupt which can use only for 36 pin version.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37534 | Single Chip 8 Bits CMOS Microcomputer(8位單片機) |
| M37700 | 16-Bit Single-Chip Microcomputer(16位單片微控制器) |
| M37721 | 16-Bit Single-Chip Microcomputer(16位單片微控制器) |
| M37733MHB | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
| M37735S4L | Single Chip 16 Bits CMOS Microcomputer(16位單片機) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37531E4FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E4FP#U0 | 制造商:Renesas Electronics Corporation 功能描述:MITSUBISHI 8 BIT OTP MCU |
| M37531E4GP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E4SP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37531E8FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。