- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384636 > M366S3253ETU-C7A (SAMSUNG SEMICONDUCTOR CO. LTD.) SDRAM Unbuffered Module PDF資料下載
參數(shù)資料
| 型號： | M366S3253ETU-C7A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SDRAM Unbuffered Module |
| 中文描述： | 內(nèi)存緩沖模塊 |
| 文件頁數(shù)： | 15/26頁 |
| 文件大?。?/td> | 486K |
| 代理商： | M366S3253ETU-C7A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
128MB, 256MB, 512MB Unbuffered DIMM
Rev. 1.4 May 2004
SDRAM
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
Notes :
Parameter
Symbol
Version
Unit
Note
7A
Row active to row active delay
t
RRD
(min)
15
ns
1
RAS to CAS delay
t
RCD
(min)
20
ns
1
Row precharge time
t
RP
(min)
20
ns
1
Row active time
t
RAS
(min)
45
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
65
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2,5
Last data in to Active delay
t
DAL
(min)
2 CLK + tRP
-
5
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M366S1654ETS-C7A | SDRAM Unbuffered Module |
| M366S3253ETS-C7A | SDRAM Unbuffered Module |
| M37224M3-050SP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER |
| M37224M3 | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
| M37271MF | Single Chip 8 Bits Microcomputer(8位單片機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M366S3253JUS | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SDRAM Product Guide |
| M366S3323CT0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PC100 Unbuffered DIMM |
| M366S3323CT0-C1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PC100 Unbuffered DIMM |
| M366S3323CT0-C1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PC100 Unbuffered DIMM |
| M366S3323CT0-C75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。