- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45027 > M3455AGCFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 PDF資料下載
參數(shù)資料
| 型號： | M3455AGCFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | 10 X 10 MM, 0.65 MM PITCH, PLASTIC, LQFP-52 |
| 文件頁數(shù)： | 127/148頁 |
| 文件大?。?/td> | 1807K |
| 代理商： | M3455AGCFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁當(dāng)前第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Rev.1.02
Nov 26, 2008
Page 8 of 146
REJ03B0224-0102
455A Group
DEFINITION OF CLOCK AND CYCLE
Operation source clock
The operation source clock is the source clock to operate this
product. In this product, the following clocks are used.
Clock (f(XIN)) by the external ceramic resonator
Clock (f(XIN)) by the external input
Clock (f(HSOCO)) of the high-speed on-chip oscillator which is
the internal oscillator
Clock (f(XCIN)) by the external quartz-crystal oscillation
Clock (f(LSOCO)) by the low-speed on-chip oscillator
System clock (STCK)
The system clock is the basic clock for controlling this product.
The system clock is selected by the clock control register MR
shown as the table below.
Machine cycle
The machine cycle is the standard cycle required to execute the
instruction.
Instruction clock (INSTCK)
The instruction clock is the basic clock for controlling CPU. The
instruction clock (INSTCK) is a signal derived by dividing the
system clock (STCK) by 3. The one instruction clock cycle
generates the one machine cycle.
Note 1. The f(HSOCO)/8 is selected after system is released from reset
Table 7
Table Selection of system clock
Register MR
System clock
Operation mode
MR3
MR2
MR1
MR0
1
0
f(STCK) = f(HSOCO)/8
Internal frequency divided by 8 mode
1
0
f(STCK) = f(HSOCO)/4
Internal frequency divided by 4 mode
0
1
0
f(STCK) = f(HSOCO)/2
Internal frequency divided by 2 mode
0
f(STCK) = f(HSOCO)
Internal frequency through mode
1
0
1
f(STCK) = f(XIN)/8
High-speed frequency divided by 8 mode
1
0
1
f(STCK) = f(XIN)/4
High-speed frequency divided by 4 mode
0
1
0
1
f(STCK) = f(XIN)/2
High-speed frequency divided by 2 mode
0
1
f(STCK) = f(XIN)
High-speed through mode
1
0
f(STCK) = f(XCIN)/8
Low-speed frequency divided by 8 mode
1
0
1
0
f(STCK) = f(XCIN)/4
Low-speed frequency divided by 4 mode
0
1
0
f(STCK) = f(XCIN)/2
Low-speed frequency divided by 2 mode
0
1
0
f(STCK) = f(XCIN)
Low-speed through mode
1
f(STCK) = f(LSOCO)/8
Internal Low-speed frequency divided by 8 mode
1
0
1
f(STCK) = f(LSOCO)/4
Internal Low-speed frequency divided by 4 mode
0
1
f(STCK) = f(LSOCO)/2
Internal Low-speed frequency divided by 2 mode
0
1
f(STCK) = f(LSOCO)
Internal Low-speed through mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3455AGC-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M3455AG8FP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M3455AGC-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M3455AG8-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M34570MD-XXXFP | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3455AGC-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455-SL001 | 制造商:Alpha Wire 功能描述: |
| M3455-SL002 | 制造商:Alpha Wire 功能描述: |
| M3455-SL005 | 制造商:Alpha Wire 功能描述: |
| M3455-SL199 | 制造商:Alpha Wire 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。