![](http://datasheet.mmic.net.cn/30000/M3455AG8FP_datasheet_2359528/M3455AG8FP_107.png)
Rev.1.02
Nov 26, 2008
REJ03B0224-0102
455A Group
MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)
TAB2
(Transfer data to Accumulator and register B from timer 2)
Instruc-
tion
code
D9
D0
Number of
words
Number of
cycles
Flag CY
Skip condition
1
00
111
00
01 2 27 1 16
11
-
Opera-
tion:
(B)
← (T27T24)
(A)
← (T23T20)
Grouping:
Timer operation
Description: Transfers the high-order 4 bits (T27
T24) of timer 2 to reg-
ister B.
Transfers the low-order 4 bits (T23
T20) of timer 2 to regis-
ter A.
TABE
(Transfer data to Accumulator and register B from register E)
Instruc-
tion
code
D9
D0
Number of
words
Number of
cycles
Flag CY
Skip condition
0
00
010
10
10 2 02 A 16
11
-
Opera-
tion:
(B)
← (E7E4)
(A)
← (E3E0)
Grouping:
Register to register transfer
Description: Transfers the high-order 4 bits (E7
E4) of register E to reg-
ister B, and low-order 4 bits of register E to register A.
TABP p
(Transfer data to Accumulator and register B from Program memory in page p)
Instruc-
tion
code
D9
D0
Number of
words
Number of
cycles
Flag CY
Skip condition
00
10 p5 p4 p3 p2 p1 p0 2 0
8
+p
p 16
1
3
-
Opera-
tion:
(SP)
← (SP) + 1
(SK(SP))
← (PC)
(PCH)
← p
(PCL)
← (DR2DR0, A3A0)
(B)
← (ROM(PC))74
(A)
← (ROM(PC))30
(UPTF)
← 1
(DR1, DR0)
← (ROM(PC))9, 8
(DR2)
← 0
(PC)
← (SK(SP))
(SP)
← (SP) 1
Grouping:
Arithmetic operation
Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to
0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by
registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-
order 2 bits (DR1, DR0) of register D, and “0” is stored to the least significant
bit (DR2) of register D.
When this instruction is executed, 1 stage of stack register (SK) is used.
Note:
p is 0 to 63 for M3455AG8, and p is 0 to 95 for M3455AGC.
When this instruction is executed, be careful not to over the stack because 1
stage of stack register is used.
TABPS
(Transfer data to Accumulator and register B from Pre-Scaler)
Instruc-
tion
code
D9
D0
Number of
words
Number of
cycles
Flag CY
Skip condition
1
00
111
01
01 2 27 5 16
11
-
Opera-
tion:
(B)
← (TPS7TPS4)
(A)
← (TPS3TPS0)
Grouping:
Timer operation
Description: Transfers the high-order 4 bits of prescaler to register B.
Transfers the low-order 4 bits of prescaler to register A.