參數(shù)資料
型號: M34551E8-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, OTPROM, MICROCONTROLLER, PQFP48
封裝: 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48
文件頁數(shù): 141/154頁
文件大小: 1778K
代理商: M34551E8-XXXFP
APPLICATION
2.2 Interrupts
2-10
4551 Group User’s Manual
2.2.2 Related registers
(1)
Interrupt enable flag (INTE)
The interrupt enable flag (INTE) controls whether the every interrupt enable/disable.
Interrupts are enabled when INTE flag is set to “1” with the EI instruction and disabled when INTE
flag is cleared to “0” with the DI instruction.
When any interrupt occurs, the INTE flag is automatically cleared to “0,” so that other interrupts are
disabled until the EI instruction is executed.
Note: The interrupt enabled with the EI instruction is performed after the EI instruction and one more
instruction.
(2)
Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1.
Set the contents of this register through register A with the TV1A instruction.
In addition, the TAV1 instruction can be used to transfer the contents of register V1 to register A.
Table 2.2.1 shows the interrupt control register V1.
Table 2.2.1 Interrupt control register V1
Interrupt control register V1
at reset : 00002
at power down : 00002
R/W
Interrupt disabled (SNZT2 instruction is valid)
Interrupt enabled (SNZT2 instruction is invalid)
Interrupt disabled (SNZT1 instruction is valid)
Interrupt enabled (SNZT1 instruction is invalid)
This bit has no function, but read/write is enabled.
Interrupt disabled (SNZ0 instruction is valid)
Interrupt enabled (SNZ0 instruction is invalid)
Timer 2 interrupt enable bit
Timer 1 interrupt enable bit
Not used
External 0 interrupt enable bit
V13
V12
V11
V10
0
1
0
1
0
1
0
1
Note: “R” represents read enabled, and “W” represents write enabled.
(3)
Interrupt request flag
The activated condition for each interrupt is examined. Each interrupt request flag is set to “1” when
the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt
enable bit.
Each interrupt request flag is cleared to “0” when either;
an interrupt occurs, or
the next instruction is skipped with a skip instruction.
相關(guān)PDF資料
PDF描述
M34554M8-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
M34554MC-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64
M34571G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24
M34584EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42
M35047-XXXSP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34551M4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4-BIT SINGLE-CHIP MICROCOMPUTER
M34551M4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER
M34551M8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4-BIT SINGLE-CHIP MICROCOMPUTER
M34552G8FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34552G8HFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER