參數(shù)資料
型號(hào)： M30622MAP-XXXFP
廠(chǎng)商： Renesas Technology Corp.
英文描述： SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
中文描述： 單片16位CMOS微機(jī)
文件頁(yè)數(shù)： 60/87頁(yè)
文件大?。?/td> 901K
代理商： M30622MAP-XXXFP
V
CC1
= V
CC2
= 3V
M16C/62 Group (M16C/62P, M16C/62PT)
5. Electrical Characteristics (M16C/62P)
4
8
f
3
0
0
2
,
0
.
o
N
0
1
e
R
page 60
Switching Characteristics
(V
CC1
= V
CC2
= 3V, V
SS
= 0V, at Topr =
–
20 to 85
o
C /
–
40 to 85
o
C, unless otherwise specified)
Table 5.48 Memory expansion and Microprocessor Modes
(for 2- to 3-wait setting, external area access and multiplex bus selection)
Symbol
Standard
Min.
Measuring condition
Max.
50
Parameter
Unit
t
d(BCLK-AD)
t
h(BCLK-AD)
t
h(RD-AD)
t
h(WR-AD)
Address output delay time
Address output hold time (refers to BCLK)
Address output hold time (refers to RD)
Address output hold time (refers to WR)
ns
ns
ns
ns
4
t
d(BCLK-CS)
t
h(BCLK-CS)
t
h(RD-CS)
t
h(WR-CS)
Chip select output delay time
Chip select output hold time (refers to BCLK)
Chip select output hold time (refers to RD)
Chip select output hold time (refers to WR)
50
ns
ns
ns
ns
4
(Note 1)
(Note 1)
t
d(BCLK-RD)
t
h(BCLK-RD)
t
d(BCLK-WR)
t
h(BCLK-WR)
RD signal output delay time
RD signal output hold time
WR signal output delay time
WR signal output hold time
40
ns
ns
ns
ns
0
40
t
d(BCLK-DB)
t
h(BCLK-DB)
t
d(DB-WR)
t
h(WR-DB)
t
d(BCLK-HLDA)
Data output delay time (refers to BCLK)
Data output hold time (refers to BCLK)
Data output delay time (refers to WR)
Data output hold time (refers to WR)
HLDA output delay time
50
ns
ns
ns
ns
ns
4
(Note 2)
(Note 1)
0
(Note 1)
1. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 10
9
–
10
[ns]
2. Calculated according to the BCLK frequency as follows:
f(BCLK)
(n
–
0.5) X 10
9
–
50
[ns]
3. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 10
9
–
40
[ns]
n is
“
2
”
for 2-wait setting,
“
3
”
for 3-wait setting.
(Note 1)
t
d(BCLK-ALE)
t
h(BCLK-ALE)
t
d(AD-ALE)
ALE signal output delay time (refers to BCLK)
ALE signal output hold time (refers to BCLK)
ALE signal output delay time (refers to Address)
25
ns
ns
ns
–
4
t
h(ALE-AD)
t
d(AD-RD)
t
d(AD-WR)
t
dZ(RD-AD)
ALE signal output hold time (refers to Adderss)
RD signal output delay from the end of Address
WR signal output delay from the end of Address
Address output floating start time
ns
ns
ns
ns
0
0
8
(Note 3)
(Note 4)
4. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 10
9
–
15
[ns]
NOTES:
40
See
Figure 5.11
相關(guān)PDF資料
PDF描述
M30622MAP-XXXGP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30622MEP-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30622MEP-XXXGP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30622MGP-XXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30622MGP-XXXGP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30622MAP-XXXGP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30622MA-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
M30622MA-XXXFS 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
M30622MA-XXXGP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
M30622MB-178GP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*