![](http://datasheet.mmic.net.cn/30000/M30280M8V-XXXHP_datasheet_2358818/M30280M8V-XXXHP_84.png)
9. Interrupts
page 64
0
9
3
f
o
7
0
2
,
0
3
.r
a
M
0
1
.
1
.
v
e
R
0
1
0
-
7
8
2
0
B
9
0
J
E
R
).
r
e
v
-
V
/.
r
e
v
-
T
(
p
u
o
r
G
8
2
/
C
6
1
M
Figure 9.3 Interrupt Control Registers
C01WKIC,C0RECIC,C0TRMIC,ICOC0IC,ICOC1IC,IICIC,BTIC,SCLDAIC,BCNIC,DM0IC,DM1IC,C01ERRIC,ADIC,KUPIC,S0TICtoS2TIC,S0RICtoS2RIC,TA0ICtoTA4IC,TB0ICtoTB2IC,INT3IC,S4IC,INT5IC,S31C,INT4IC,INT0ICtoINT2ICRegisters
Symbol
Address
After Reset
INT3IC
004416
XX00X0002
S4IC, INT5IC
004816
XX00X0002
S3IC, INT4IC
004916
XX00X0002
INT0IC to INT2IC
005D16 to 005F16
XX00X0002
Bit Name
Function
Bit Symbol
b
b4 b3 b2b1b0
ILVL0
IR
POL
Interrupt priority level
select bit
Interrupt request bit
Polarity select bit
Reserved bit
0: Interrupt not requested
1: Interrupt requested
0: Selects falling edge (3, 4)
1: Selects rising edge
Set to 0
ILVL1
ILVL2
Interrupt Control Register(2)
b
b4 b3 b2b1b0
Bit Name
Function
Bit Symbol
RW
Symbol
Address
After Reset
ICOC0IC
004516
XXXXX0002
ICOC1IC, IICIC(3)
004616
XXXXX0002
BTIC, SCLDAIC(3)
004716
XXXXX0002
BCNIC
004A16
XXXXX0002
DM0IC, DM1IC
004B16, 004C16
XXXXX0002
ADIC, KUPIC(3)
004E16
XXXXX0002
S0TIC to S2TIC
005116, 005316, 004F16
XXXXX0002
S0RIC to S2RIC
005216, 005416, 005016
XXXXX0002
TA0IC to TA4IC
005516 to 005916
XXXXX0002
TB0IC to TB2IC
005A16 to 005C16
XXXXX0002
ILVL0
IR
Interrupt priority level
select bit
Interrupt request bit
0: Interrupt not requested
1: Interrupt requested
ILVL1
ILVL2
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0
RW
RW(1)
(b7-b4)
RW
(b7-b6)
(b5)
RW(1)
NOTES:
1. This bit can only be reset by writing 0 (Do not write 1).
2. To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register.
For details, refer to 21. 4 Interrupts.
3. Use the IFSR2A register to select.
NOTES:
1. This bit can only be reset by writing 0 (Do not write 1).
2. To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that
register. For details, refer to 21.4 Interrupts.
3. If the IFSRi bit in the IFSR register (i = 0 to 5) is 1 (both edges), set the POL bit in the INTiIC register to 0
(falling edge).
4. Set the POL bit in register S3IC or S4IC to 0 (falling edge) when the IFSR6 bit in the IFSR register is set to 0
(SI/O3 selected) or IFSR7 bit in the IFSR register to 0 (SI/O4 selected), respectively.
Nothing is assigned. If necessary, set to 0.
When read, the contents are undefined
Nothing is assigned. If necessary, set to 0.
When read, the contents are undefined