![](http://datasheet.mmic.net.cn/30000/M30280M6-XXXHP_datasheet_2358793/M30280M6-XXXHP_131.png)
M16C/28 Group
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
12.3 Three-phase Motor Control Timer Function
Rev.0.60 2004.02.01
page 113 of N
REJ09B0047-0060Z
Timer B2 interrupt occurrences frequency set counter
Symbol
Address
After reset
ICTB2
034D16
X?16
Function
Setting range
b7
b0
If the INV01 bit is ì0 (ICTB2 counter counted every
time timer B2 underflows), assuming the set value
= n, a timer B2 interrupt is generated at every níth
occurrence of a timer B2 underflow.
If the INV01 bit is ì1 (ICTB2 counter count timing
selected by the INV00 bit), assuming the set value
= n, a timer B2 interrupt is generated at every níth
occurrence of a timer B2 underflow that meets the
condition selected by the INV00 bit.
1 to 15
Note : Use MOV instruction to write to this register.
If the INV01 bit = ì1, make sure the TB2S bit also = ì0 (timer B2 count stopped) when writing to this register.
If the INV01 bit = ì0, although this register can be written even when the TB2S bit = ì1 (timer B2 count start),
do not write synchronously with a timer B2 underflow.
RW
WO
(Note)
Nothing is assigned. When write, set to "0". When read, its content is
indeterminate.
b3
Three-phase output buffer register i (i=0, 1) (Note)
Symbol
Address
After reset
IDB0
034A16
0016
IDB1
034B16
0016
Bit name
Function
Bit Symbol
b7
b6 b5
b4
b3
b2
b1
b0
DUi
DUBi
DVi
DWi
DVBi
DWBi
U phase output buffer i
Write the output level
0: Active level
1: Inactive level
When read, these bits show the
three-phase output shift register
value.
V phase output buffer i
W phase output buffer i
U phase output buffer i
V phase output buffer i
W phase output buffer i
Dead time timer (Note 1, Note 2)
Symbol
Address
After reset
DTT
034C16
??16
Function
Setting range
b7
b0
Assuming the set value = n, upon a start trigger the
timer starts counting the count source selected by
the INV12 bit and stops after counting it n times. The
positive or negative phase whichever is going from
an inactive to an active level changes at the same
time the dead time timer stops.
1 to 255
Note: The IDB0 and IDB1 register values are transferred to the three-phase shift register by a transfer trigger. The
value written to the IDB0 register after a transfer trigger represents the output signal of each phase, and the
next value written to the IDB1 register at the falling edge of the timer A1, A2 or A4 one-shot pulse represents
the output signal of each phase.
Note 1: Use MOV instruction to write to this register.
Note 2: Effective when the INV15 bit is “0” (dead time timer enable). If the INV15 bit is “1”, the dead time timer is
disabled and has no effect.
RW
Nothing is assigned. When write, set to “0”. When read, its
content is “0”.
(b7-b6)
RW
WO
Figure 12.3.4. IDB0 Register, IDB1Register, DTT Register, and ICCTB2 Register