
Rev.2.00 Oct 16, 2006
page 91 of 354
REJ09B0340-0200
M30245 Group
2. Serial Interface Special Function
Figure 2.5.5. Serial interface special function-related registers (4)
b7
b6
b5
b4
b3
b2
b1
b0
Symbol
Address
When reset
UiSMR (i=0 to 3)
03A716, 036716, 033716, 032716
0016
Bit Symbol
Function
(clock synchronous
serial I/O mode)
Function
(UART mode)
Bit Name
RW
UARTi special mode register 1 (i= 0 to 3)
Set to “0”
I2C mode
select bit
0 : Normal mode
1 : I2C mode
Set to “0”
Note 1: Only “0“ may be written
Note 2: UART0 Timer A3 underflow signal, UART1: Timer A4 underlfow signal,
UART2 :Timer A0 underflow signal.
(Note 1)
0 : Ordinary
1 : Falling edge of RxDi
0 : No auto clear function
1 : Auto clear when bus
collision occurs
0 : Rising edge of
transfer clock
1 : Timer Ai underflow
signal (Note 2)
0 : Disabled
1 : Enabled
0 : STOP detected
1 : START detected
0 : Update per bit
1 : Update per byte
Transmit start
condition select
bit
Auto-clear
function select bit
of transmit enable
bit
Bus collision
detect sampling
clock select bit
SCLL sync output
enable bit
Bus busy flag
Arbitration lost
detecting flag
control bit
IICM
ABC
BBS
LSYN
ABSCS
ACSE
SSS
Nothing is assigned. Write "0" when writing to this bit.
The values are indeterminate when read.
RW
ALS
STC
SWC2
SDHI
IICM2
SWC
CSC
Bit Symbol
Function
Bit Name
0 : Disable
1 : Enable
0 : Disable
1 : Enable
0 : Disable
1 : Enable
0 : Disable
1 : Enable
0 : Disabled
1 : Enabled (high impedance)
0 : UARTi clock
1 : 0 output
0 : NACK/ACK interrupt (DMA source-ACK)
Transfer to receive buffer at the rising edge
of last bit of receive clock.
Receive interrupt occurs at the rising edge
of last bit of receive clock.
1 : UART transfer/receive interrupt (DMA
source-UART receive)
Transfer to receive buffer at the falling edge
of last bit of receive clock.
Receive interrupt occurs at the falling edge
of last bit of receive clock
SDA output
inhibit bit
SCL Wait
output bit 2
UARTi initialize bit
SDA output stop bit
SCL wait output bit
Clock synchronous bit
I2C mode
select bit 2
b7
b6
b5
b4
b3
b2
b1
b0
UARTi special mode register 2 (i= 0 to 3)
Symbol
Address
When reset
UiSMR2 (i=0 to 3)
03A616, 036616, 033616, 032616
0016
Nothing is assigned. Write "0" when writing to this bit.
The values are indeterminate when read.
Note 1: These bits are unavailable when SCLi is external clock.
(Note 1)