![](http://datasheet.mmic.net.cn/30000/M30218MC-AXXXFP_datasheet_2358657/M30218MC-AXXXFP_425.png)
410
Controlling Power Applications
Mitsubishi microcomputers
M30218 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 3.7.3. Set-up procedure of controlling power using stop mode (1)
Canceling protect
Protect register [Address 000A 16]
PRCR
b7
b0
1
Enables writing to system clock control registers 0 and 1
(addresses 0006 16 and 000716)
1 : Write-enabled
Main
NOP instruction X 5
INT5 interrupt request generation
Initial condition
b7
b0
Pull-up control register 2
[Address 03FE16]
PUR2
P84 to P87 pulled high
1
Port P8 direction register
[Address 03F216]
PD8
b7
b0
0
Set P85 to input port
Interrupt enable level (IPL) = 0
Interrupt enable flag (I) = 1
INT5 interrupt control register
[Address 0049 16]
INT5IC
Interrupt priority level select bit
Set higher value than the present IPL
b7
b0
1
0
Setting interrupt except stop mode cancel
I
nterrupt control register DMiIC(i=0, 1)
[Address 004B16, 004C16]
ADIC
[Address 004E16]
ASIOIC
[Address 004F16]
FLDIC
[Address 0050 16]
SiTIC(i=0, 1)
[Address 0051 16, 005316]
SiRIC(i=0, 1)
[Address 0052 16, 005416]
TAiIC(i=0 to 4) [Address 0055 16 to 005916]
TBiIC(i=0 to 2) [Address 005A16 to 005C16]
Interrupt priority level select bit
000 : Interrupt disabled
b7
b0
0
Interrupt priority level select bit
000 : Interrupt disabled
b7
b0
0
INTiIC(i=0 to 4)
[Address 0047 16 to 004816]
[Address 005D16 to 005F16]
0
Reserved bit
Always set to “0”
All clocks off (stop mode)
System clock control register 1 [Address 0007 16]
CM1
b7
b0
All clock stop control bit
1 : All clocks off (stop mode)
1
000
0
Reserved bit
Always set to “0”
Setting operation clock after returning from stop mode
System clock control register 0
[Address 0006 16]
CM0
XCIN-XCOUT generation
Port XC select bit
b7
b0
System clock select bit
XCIN, XCOUT
As this register becomes setting mentioned above when operating with X CIN
(count source of BCLK is X CIN), the user does not need to set it again.
When operating with X IN, set port Xc select bit to “1” before setting system
clock select bit to “1”. The both bits cannot be set at the same time.
1
(When operating with X CIN after returning)
System clock control register 0
[Address 000616]
CM0
On
Main clock (XIN-XOUT) stop bit
b7
b0
System clock select bit
XIN, XOUT
As this register becomes setting mentioned above when
operating with X IN (count source of BCLK is X IN),
the user does not need to set it again.
00
(When operating with X IN after returning)
Polarity select bit
0 : Selects falling edge
Reserved bit
Always set to “0”
0