- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376119 > M1010-01 (Electronic Theatre Controls, Inc.) VCSO BASED CLOCK JITTER ATTENUATOR PDF資料下載
參數(shù)資料
| 型號： | M1010-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | VCSO BASED CLOCK JITTER ATTENUATOR |
| 中文描述： | 才能開發(fā)出復(fù)雜基于時鐘抖動衰減器 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 360K |
| 代理商： | M1010-01 |
M1010-01 Datasheet Rev 0.4
3
of 8
Revised 29Sep2003
Integrated Circuit Systems, Inc.
●
Communications Modules
●
www.icst.com
●
tel (508) 852-5400
M1010-01
VCSO B
ASED
C
LOCK
J
ITTER
A
TTENUATOR
P r e l i m i n a r y I n f o r m a t i o n
Circuit PLL DIVIDER
L
OOK
-U
P
T
ABLES
Mfin (Frequency Input) Divider Look-Up Table (LUT)
The
FIN_SEL1:0
pins select the feedback divider value
(“Mfin”).
SEL2:0 Look-up Table (LUT)
The
SEL2:0
pins select the feedback and reference
divider values M and R to enable adjustment of loop
bandwidth and jitter tolerance.
F
UNCTIONAL
D
ESCRIPTION
The M1010-01 is a PLL (Phase Locked Loop) based
clock generator that generates output clocks synchro-
nized to one of two selectable input reference clocks.
An internal high "Q" SAW filter provides low jitter signal
performance and controls the output frequency of the
VCSO (Voltage Controlled SAW Oscillator).
A configurable frequency divider (labeled “Mfin Divider”)
provides the division options to accomodate various
reference clock frequencies.
In addition, configurable feedback and reference
dividers (the “M Divider” and “R Divider”) provide divider
value options to enable adjustment of loop bandwidth
and jitter tolerance.
For example, the
M1010-01-155.5200
(see “Ordering
Information”
on pg. 8
)
has a
155.52
MHz VCSO
frequency:
The Mfin feedback divider allows an input frequency to
be the VCSO output frequency divided by
1
,
2
, or
8
.
Therefore, for the base input frequency of
155.52
MHz,
the actual input reference clock frequencies can be:
155.52
,
77.76
, and
19.44
MHz. (See
Table 3 on
pg. 3.)
The PLL
The PLL uses a phase detector and configurable
dividers to synchronize the output of the VCSO with
selected reference clock.
The “Mfin Divider” and “M Divider” divide the VCSO
frequency, feeding the result into the phase detector.
The selected input reference clock is divided by the “R
Divider”. The result is fed into the other input of the
phase detector.
The phase detector compares its two inputs. It then
outputs pulses to the loop filter as needed to increase or
decrease the VCSO frequency and thereby match and
lock the divider output’s frequency and phase to those
of the input reference clock.
Due to the narrow tuning range of the VCSO
(+200ppm), appropriate selection of all of the following
are required for the PLL be able to lock: VCSO center
frequency, input frequency, and divider selections.
Relationship Among Frequencies and Dividers
The VCSO center frequency must be specified at time
of order. The relationship between the VCSO (Fvcso)
frequency, the Mfin divider, the M divider, the R divider,
and the input reference frequency (Fin) is:
Clock Output
The M1010-01 provides one differential LVPECL output
pair
FOUT
. PECL and LVDS product options are
available; consult factory.
FIN_SEL1:0
Mfin Value
M1010-01-155.5200
Sample Ref. Freq. (MHz)
1
19.44
77.76
155.52
Test mode. Do not use.
Note 1: Example with M1010-01-155.5200.
0
0
1
1
0
1
0
1
8
2
1
x
Table 3: Mfin (Frequency Input) Divider Look-Up Table (LUT)
SEL2:0
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
M
236
79
14
239
1
2
4
8
R
236
79
14
239
1
2
4
8
Description
Various divider values to adjust bandwidth
and jitter tolerance
Table 4: SEL2:0 Look-up Table (LUT)
Fvcso
Fin
Mfin
×
M
R
---
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M1170-1 | 32 PATTERN VISION PERSISTENCE |
| M1170-1P | 32 PATTERN VISION PERSISTENCE |
| M11L416256SA | 256 K x 16 DRAM EDO PAGE MODE |
| M11L416256SA-35JP | 256 K x 16 DRAM EDO PAGE MODE |
| M11L416256SA-35TG | 256 K x 16 DRAM EDO PAGE MODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M1010-01-155.5200 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK JITTER ATTENUATOR |
| M1010-01-156.2500 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK JITTER ATTENUATOR |
| M1010-01I155.5200 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK JITTER ATTENUATOR |
| M1010-01I156.2500 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK JITTER ATTENUATOR |
| M10100600 | 制造商:Nortools International Ltd 功能描述:MASONRY DRILL BIT,6MM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。