- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT386BE |
| 英文描述： | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|四|優(yōu)稅PCM-30/E-1 |的CMOS | BGA封裝| 160PIN |塑料 |
| 文件頁數(shù)： | 11/80頁 |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT386BE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
11
Table 1. LXT384 Pin Description (Sheet 1 of 12)
Pin #
QFP
Ball #
PBGA
Symbol
I/O
1
Description
1
1
B2
B2
TPOS7
TDATA7
DI
DI
Transmit Positive Data Input.
Transmit Data Input.
2
B1
TCLK7
DI
Transmit Clock Input.
During normal operation TCLK is active, and
TPOS and TNEG are sampled on the falling edge of TCLK.
If TCLK is
Low, the output drivers enter a low power high-Z mode. If TCLK is High
for more than 16 clock cycles, the pulse shaping circuit is disabled and
the transmit output pulse widths are determined by the TPOS and
TNEG duty cycles.
When pulse shaping is disabled, it is possible to overheat and damage
the LXT384 device by leaving transmit inputs high continuously. For
example a programmable ASIC might leave all outputs high until it is
programmed. To prevent this, clock one of these signals: TPOS, TNEG,
TCLK or MCLK. Another solution is to set one of these signals low:
TPOS, TNEG, TCLK, or OE.
Note:
The TAOS generator uses MCLK as a timing reference. In order
to assure that the output frequency is within specification limits,
MCLK must have the applicable stability.
3
E3
LOS6
DO
Loss of Signal Output.
LOS output is High, indicating a loss of signal,
when the incoming signal has no transitions for a specified time interval.
The LOS condition is cleared and the output pin returns to Low when
the incoming signal has sufficient number of transitions in a specified
time interval (details in LOS functional description).
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output
S: Power Supply; N.C.: Not Connected.
TCLK
Operating Mode
Clocked
Normal operation
H
TAOS (if MCLK supplied)
H
Disable transmit pulse shaping (when
MCLK is not available)
L
Driver outputs enter tri-state
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全稱:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全稱:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。