- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361046 > LV8573M (National Semiconductor Corporation) LV8573A Low Voltage Real Time Clock (RTC) PDF資料下載
參數(shù)資料
| 型號(hào)： | LV8573M |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LV8573A Low Voltage Real Time Clock (RTC) |
| 中文描述： | LV8573A低電壓實(shí)時(shí)時(shí)鐘（RTC） |
| 文件頁(yè)數(shù)： | 9/18頁(yè) |
| 文件大?。?/td> | 306K |
| 代理商： | LV8573M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Functional Description
(Continued)
POWER FAIL INTERRUPTS DESCRIPTION
The Power Fail Status Flag in the Main Status Register
monitors the state of the internal power fail signal. This flag
may be interrogated by the
m
P, but it cannot be cleared; it is
cleared automatically by the RTC when system power is
restored. To generate an interrupt when the power fails, the
Power Fail Interrupt Enable bit in Interrupt Control Register
1 is set. Although this interrupt may not be cleared, it may
be masked by clearing the Power Fail Interrupt Enable bit.
POWER FAILURE CIRCUITRY FUNCTIONAL
DESCRIPTION
Since the clock must be operated from a battery when the
main system supply has been turned off, the LV8573A pro-
vides circuitry to simplify design in battery backed systems.
This switches over to the back up supply, and isolates itself
from the host system. Figure 6 shows a simplified block
diagram of this circuitry, which consists of three major sec-
tions; 1) power loss logic: 2) battery switch over logic: and 3)
isolation logic.
Detection of power loss occurs when PFAIL is low. De-
bounce logic provides a 30
m
s–63
m
s debounce time, which
will prevent noise on the PFAIL pin from being interpreted
as a system failure. After 30
m
s–63
m
s the debounce logic
times out and a signal is generated indicating that system
power is marginal and is failing. The Power Fail Interrupt will
then be generated.
If chip select is low when a power failure is detected, a
safety circuit will ensure that if a read or write is held active
continuously for greater than 30
m
s after the power fail sig-
nal is asserted, the lock-out will be forced.
The battery switch over circuitry is completely independent
of the PFAIL pin. A separate circuit compares V
CC
to the
V
BB
voltage. As the main supply fails, the RTC will continue
to operate from the V
CC
pin until V
CC
falls below the V
BB
voltage. At this time, the battery supply is switched in, V
CC
is
disconnected, and the device is now in the standby mode. If
indeterminate operation of the battery switch over circuit is
to be avoided, then the voltage at the V
CC
pin must not be
allowed to equal the voltage at the V
BB
pin.
After the generation of a lock-out signal, and eventual
switch in of the battery supply, the pins of the RTC will be
configured as shown in Table II. Outputs that have a pull-up
resistor should be connected to a voltage no greater than
V
BB
.
TABLE II. Pin Isolation during a Power Failure
Pin
PFAIL
e
Logic 0
Standby Mode
V
BB
l
V
CC
CS, RD, WR
A0–A4
D0–D7
Oscillator
PFAIL
INTR, MFO
Locked Out
Locked Out
Locked Out
Not Isolated
Not Isolated
Not Isolated
Locked Out
Locked Out
Locked Out
Not Isolated
Not Isolated
Open Drain
The Interrupt Power Fail Operation bit in the Real-Time
Mode Register determines whether or not the interrupts will
continue to function after a power fail event.
As power returns to the system, the battery switch over cir-
cuit will switch back to V
CC
power as soon as it becomes
greater than the battery voltage. The chip will remain in the
locked out state as long as PFAIL
e
0. When PFAIL
1 the
chip is unlocked, but only after another 30
m
s min
x
63
m
s max debounce time. The system designer must ensure
that his system is stable when power has returned.
The power fail circuitry contains active linear circuitry that
draws supply current from V
CC
. In some cases this may be
undesirable, so this circuit can be disabled by masking the
power fail interrupt. The power fail input can perform all
lock-out functions previously mentioned, except that no ex-
TL/F/11418–11
FIGURE 6. System-Battery Switchover (Upper Left), Power Fail
and Lock-Out Circuits (Lower Right)
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MHO376TCG-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO312TCG-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO313FAD | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO313FAD-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO313FAG | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LV86 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| LV8702V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PWM Current Control High-efficient Stepping Motor Driver |
| LV8702V-TLM-H | 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 PWM Current Control High-efficient Stepping Motor Driver RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類(lèi)型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| LV8711T | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PWM Constant-Current Control Stepping Motor Driver |
| LV8711T_11 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PWM Constant-Current Control Stepping Motor Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。