參數(shù)資料
型號： LTC4274CUHF#PBF
廠商： Linear Technology
文件頁數(shù)： 12/28頁
文件大小： 702K
描述： IC CONTROLLER POE 38-QFN
標(biāo)準(zhǔn)包裝： 52
類型： 以太網(wǎng)供電 PSE 控制器（PoE）
應(yīng)用： 供電設(shè)備（PSE）
內(nèi)部開關(guān)： 無
電流限制： 可調(diào)
電源電壓： 3 V ~ 4.3 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 38-QFN
供應(yīng)商設(shè)備封裝： 38-QFN（5x7）裸露焊盤
包裝： 管件
LTC4274
12
4274fd
 PIN FUNCTIONS
RESET: Chip Reset, Active Low. When the RESET pin is 
low, the LTC4274 is held inactive with all ports off and all
internal registers reset to their power-up states. When RE-
SET is pulled high, the LTC4274 begins normal operation.
RESET can be connected to an external capacitor or RC
network to provide a power turn-on delay. Internal filter-
ing of the RESET pin prevents glitches less than 1約 wide
from resetting the LTC4274. Internally pulled up to V
DD
.
MID: Midspan Mode Input. When high, the LTC4274 acts 
as a midspan device. Internally pulled down to DGND.
INT: Interrupt Output, Open Drain. INT will pull low when 
any one of several events occur in the LTC4274. It will
return to a high impedance state when bits 6 or 7 are set
in the Reset PB register (1Ah). The INT signal can be used
to generate an interrupt to the host processor, eliminating
the need for continuous software polling. Individual INT
events can be disabled using the Int Mask register (01h).
See the LTC4274 Software Programming documentation
for more information. The INT pin is only updated between
I
2
C transactions.
SCL: Serial Clock Input. High impedance clock input for the 
I
2
C serial interface bus. SCL must be tied high if not used.
SDAOUT: Serial Data Output, Open Drain Data Output for 
the I
2
C Serial Interface Bus. The LTC4274 uses two pins
to implement the bidirectional SDA function to simplify
optoisolation of the I
2
C bus. To implement a standard
bidirectional SDA pin, tie SDAOUT and SDAIN together.
SDAOUT should be grounded or left floating if not used.
See Applications Information for more information.
SDAIN: Serial Data Input. High impedance data input for 
the I
2
C serial interface bus. The LTC4274 uses two pins
to implement the bidirectional SDA function to simplify
optoisolation of the I
2
C bus. To implement a standard
bidirectional SDA pin, tie SDAOUT and SDAIN together.
SDAIN must be tied high if not used. See Applications
Information for more information.
AD3: Address Bit 3. Tie the address pins high or low to set 
the I
2
C serial address to which the LTC4274 responds. This
address will be 010A
3
A
2
A
1
A
0
b. Internally pulled up to V
DD
.
AD2: Address Bit 2. See AD3.
AD1: Address Bit 1. See AD3.
AD0: Address Bit 0. See AD3.
NC, DNC: All pins identified with NC or DNC must be 
left unconnected.
DGND: Digital Ground. DGND is the return for the V
DD
 
supply.
V
DD
: Logic Power Supply. Connect to a 3.3V power supply 
relative to DGND. V
DD
 must be bypassed to DGND near
the LTC4274 with at least a 0.1糉 capacitor.
SHDN: Shutdown, Active Low. When pulled low, SHDN 
shuts down the port, regardless of the state of the internal
registers. Pulling SHDN low is equivalent to setting the
Reset Port bit in the Reset Pushbutton register (1Ah).
Internal filtering of the SHDN pin prevents glitches less
than 1約 wide from resetting the port. Internally pulled
up to V
DD
.
AGND: Analog Ground. AGND is the return for the V
EE
 
supply.
SENSE: Current Sense Input. SENSE monitors the exter-
nal MOSFET current via a 0.5?or 0.25?sense resistor
between SENSE and V
EE
. Whenever the voltage across
the sense resistor exceeds the overcurrent detection
threshold V
CUT
, the current limit fault timer counts up. If
the voltage across the sense resistor reaches the current
limit threshold V
LIM
, the GATE pin voltage is lowered to
maintain constant current in the external MOSFET. See
Applications Information for further details.
GATE: Gate Drive. GATE should be connected to the gate 
of the external MOSFET for the port. When the MOSFET
is turned on, the gate voltage is driven to 12V (typ) above
V
EE
. During a current limit condition, the voltage at GATE
will be reduced to maintain constant current through the
external MOSFET. If the fault timer expires, GATE is pulled
down, turning the MOSFET off and recording a t
CUT
 or
t
START
 event.
OUT: Output Voltage Monitor. OUT should be connected 
to the output port. A current limit foldback circuit limits
相關(guān)PDF資料
PDF描述
LTC4280CUFD#PBF IC CONTROLLER HOT SWAP QFN-24
LTC4300-1IMS8#TRPBF IC HOTSWAP 2WIRE BUS BUFFR 8MSOP
LTC4300A-2IMS8#TRPBF IC BUFFER BUS 2WR HOTSWAP 8-MSOP
LTC4301IDD IC BUFFER BUS HOTSWAP 2WR 8DFN
LTC4301LIDD#TRPBF IC BUFFER BUS HOTSWAP 2WR 8DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4274IUHF#PBF 制造商:Linear Technology 功能描述:POE Controller 25.5W 38-Pin QFN EP 制造商:Linear Technology 功能描述:Bulk 制造商:Linear Technology 功能描述:IC POE IEEE 802.3AT 38-QFN 制造商:Linear Technology 功能描述:IC POE CNTRL 38QFN 制造商:Linear Technology 功能描述:IC, POE, CNTRL, 38QFN 制造商:Linear Technology 功能描述:IC, POE CONTROLLER, 3.6V, QFN-38; Input Voltage:3.6V; Supply Current:1.1mA; Digital IC Case Style:QFN; No. of Pins:38; Frequency:1MHz; Operating Temperature Min:-40C; Operating Temperature Max:85C; MSL:MSL 1 - Unlimited ;RoHS Compliant: Yes
LTC4274IUHF#PBF 制造商:Linear Technology 功能描述:IC POE CONTROLLER 3.6V QFN-38
LTC4274IUHF#TRPBF 制造商:Linear Technology 功能描述:POE Controller 25.5W 38-Pin QFN EP
LTC42766C 制造商:LINER 制造商全稱:Linear Technology 功能描述:Quad PoE/PoE/LTPoE PSE Controller
LTC4278 制造商:LINER 制造商全稱:Linear Technology 功能描述:IEEE 802.3at PD with Synchronous No-Opto Flyback Controller and 12V Aux Support
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*