- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30771 > LTC3823IGN#TRPBF (LINEAR TECHNOLOGY CORP) 4 A SWITCHING CONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | LTC3823IGN#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 4 A SWITCHING CONTROLLER, PDSO28 |
| 封裝： | 0.150 INCH, LEAD FREE, PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 10/26頁 |
| 文件大小： | 302K |
| 代理商： | LTC3823IGN#TRPBF |
LTC3823
18
3823fd
Differential Amplier
This amplier provides true differential output voltage
sensing. Sensing both the positive and negative terminals
of the output voltage benets regulation in high current
applications and/or applications having electrical intercon-
nection losses. Precision feedback resistors are integrated
in the IC with the amplier already congured as a unity-gain
differential amplier. It has a GBW product of 3.5MHz and
an open-loop gain of >120dB. The amplier can source
>2mA of current, and can be used in applications with
up to 3.3V output voltage. The amplier is not capable of
sinking signicant current, and must be resistively loaded.
A load of 20kΩ or less is recommended for stability. The
amplier is not designed to drive capacitive loads.
Phase-Locked Loop and Frequency Synchronization
The LTC3823 has a phase-locked loop comprised of an
internal voltage controlled oscillator and phase detector.
This allows the top MOSFET turn-on to be locked to the
rising edge of an external source. The frequency range
of the voltage controlled oscillator is ±30% around the
center frequency, fO. The center frequency is the operat-
ing frequency discussed in the previous section. The
LTC3823 incorporates a pulse detection circuit that will
detect a clock on the PLLIN pin. In turn, it will turn on the
phase-locked loop function. The pulse width of the clock
has to be greater than 400ns and the amplitude of the
clock should be greater than 2V.
During the start-up phase, phase-locked loop function is
disabled. When LTC3823 is not in synchronization mode,
PLLFLTR pin voltage is set to around 1.18V. Frequency
synchronization is accomplished by changing the internal
on-time current according to the voltage on the PLLFLTR
pin.
The phase detector used is an edge sensitive digital type
which provides zero degrees phase shift between the ex-
ternal and internal pulses. This type of phase detector will
not lock up on input frequencies close to the harmonics
of the VCO center frequency. The PLL hold-in range, ΔfH,
is equal to the capture range, ΔfC:
ΔfH = ΔfC = ±0.3 fO
The output of the phase detector is a complementary pair of
current sources charging or discharging the external lter
network on the PLLFLTR pin. A simplied block diagram
is shown in Figure 10.
If the external frequency (fPLLIN) is greater than the oscil-
lator frequency fO, current is sourced continuously, pull-
ing up the PLLFLTR pin. When the external frequency is
less than fO, current is sunk continuously, pulling down
the PLLFLTR pin. If the external and internal frequencies
are the same but exhibit a phase difference, the current
sources turn on for an amount of time corresponding to
the phase difference. Thus the voltage on the PLLFLTR
pin is adjusted until the phase and frequency of the external
and internal oscillators are identical. At this stable operating
point the phase comparator output is open and the lter
capacitor CLP holds the voltage. The LTC3823 PLLIN pin
must be driven from a low impedance source such as a
logic gate located close to the pin.
The loop lter components (CLP, RLP) smooth out the cur-
rent pulses from the phase detector and provide a stable
input to the voltage controlled oscillator. The lter compo-
nents CLP and RLP determine how fast the loop acquires
lock. Typically RLP =10k and CLP is 0.01μF to 0.1μF.
Dead Time Control
To further optimize the efciency, the LTC3823 gives us-
ers some control over the dead time of the Top gate low
and Bottom gate high transition. By applying a DC voltage
on the Z0 pin, the TG low BG high dead time can be pro-
grammed. Because the dead time is a strong function of
APPLICATIONS INFORMATION
DIGITAL
PHASE/
FREQUENCY
DETECTOR
PLLIN
PLLFLTR
2.4V
CLP
3823 F10
RLP
VCO
Figure 10. Phase-Locked Loop Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC3851AEMSE-1#PBF | 0.05 A SWITCHING CONTROLLER, 810 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC3851AIUD-1#TRPBF | 0.05 A SWITCHING CONTROLLER, 810 kHz SWITCHING FREQ-MAX, PQCC16 |
| LTC3851AMPMSE-1#PBF | 0.05 A SWITCHING CONTROLLER, 810 kHz SWITCHING FREQ-MAX, PDSO16 |
| LTC3856IFE#PBF | SWITCHING CONTROLLER, PDSO38 |
| LTC3856EFE#PBF | SWITCHING CONTROLLER, PDSO38 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC3823IUH#PBF | 功能描述:IC REG CTRLR BUCK PWM CM 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 特色產(chǎn)品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 標準包裝:1 系列:PowerWise® PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.5 V ~ 18 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-5°C ~ 125°C 封裝/外殼:32-WFQFN 裸露焊盤 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1303 (CN2011-ZH PDF) 其它名稱:LM3754SQDKR |
| LTC3823IUH#PBF | 制造商:Linear Technology 功能描述:IC SYNC STEP-DOWN DC/DC CONTROLLER QFN32 |
| LTC3823IUH#TRPBF | 功能描述:IC REG CTRLR BUCK PWM CM 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| LTC3824EMSE | 制造商:Linear Technology 功能描述:DC DC Cntrlr Single-OUT Step Down 4V to 60V Input 10-Pin MSOP EP |
| LTC3824EMSE#PBF | 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 特色產(chǎn)品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 標準包裝:1 系列:PowerWise® PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.5 V ~ 18 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-5°C ~ 125°C 封裝/外殼:32-WFQFN 裸露焊盤 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1303 (CN2011-ZH PDF) 其它名稱:LM3754SQDKR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。