- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385506 > LTC2207 (Linear Technology Corporation) 16-Bit, 105Msps/80Msps ADCs PDF資料下載
參數(shù)資料
| 型號： | LTC2207 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 16-Bit, 105Msps/80Msps ADCs |
| 中文描述： | 16位，105Msps/80Msps模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大小： | 1489K |
| 代理商： | LTC2207 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2207/LTC2206
22
22076fa
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2207 is 105Msps.
The maximum encode rate for the LTC2206 is 80Msps. For
the ADC to operate properly the encode signal should have
a 50% (±5%) duty cycle. Each half cycle must be at least
4.52ns for the LTC2207 internal circuitry to have enough
settling time for proper operation. For the LTC2206, each
half cycle must be at least 5.94ns. Achieving a precise 50%
duty cycle is easy with differential sinusoidal drive using
a transformer or using symmetric differential logic such
as PECL or LVDS. When using a single-ended ENCODE
signal asymmetric rise and fall times can result in duty
cycles that are far from 50%.
An optional clock duty cycle stabilizer can be used if the
input clock does not have a 50% duty cycle. This circuit
uses the rising edge of ENC pin to sample the analog input.
The falling edge of ENC is ignored and an internal falling
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 30% to 70% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin must be
connected to 1/3V
DD
or 2/3V
DD
using external resistors.
The lower limit of the LTC2207/LTC2206 sample rate is
determined by droop of the sample and hold circuits. The
pipelined architecture of this ADC relies on storing analog
signals on small valued capacitors. Junction leakage will
discharge the capacitors. The specified minimum operating
frequency for the LTC2207/LTC2206 is 1Msps.
Driving the Encode Inputs
The noise performance of the LTC2207/LTC2206 can
depend on the encode signal quality as much as for the
analog input. The encode inputs are intended to be driven
differentially, primarily for noise immunity from common
mode noise sources. Each input is biased through a 6k
resistor to a 1.6V bias. The bias resistors set the DC oper-
ating point for transformer coupled drive circuits and can
set the logic threshold for single-ended drive circuits.
Any noise present on the encode signal will result in ad-
ditional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies), take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude possible. If using trans-
former coupling, use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a fixed frequency sinusoidal
signal, filter the encode signal to reduce wideband
noise.
4. Balance the capacitance and series resistance at both
encode inputs such that any coupled noise will appear
at both inputs as common mode noise.
The encode inputs have a common mode range of 1.2V
to V
DD
. Each input may be driven from ground to V
DD
for
single-ended drive.
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2207CUK | 16-Bit, 105Msps/80Msps ADCs |
| LTC2207IUK | 16-Bit, 105Msps/80Msps ADCs |
| LTC2207UK | 16-Bit, 105Msps/80Msps ADCs |
| LTC2208-14 | 14-Bit, 130Msps ADC |
| LTC2208CUP-14 | 14-Bit, 130Msps ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2207-14 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 105Msps/80Msps ADCs |
| LTC2207CUK | 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Parallel 48-Pin QFN EP |
| LTC2207CUK#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Parallel 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16-BIT 105MSPS 48-QFN 制造商:Linear Technology 功能描述:IC ADC 16BIT 105MSPS QFN-48 制造商:Linear Technology 功能描述:ADC 16BIT 105MSPS 48QFN 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 105MSPS, QFN-48; Resolution (Bits):16bit; Sampling Rate:105MSPS; Supply Voltage Type:Single; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Supply Current:273mA; Digital IC Case Style:QFN; No. of Pins:48 ;RoHS Compliant: Yes |
| LTC2207CUK#PBF | 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 105MSPS, QFN-48 |
| LTC2207CUK#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Parallel 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT 105MSPS 48-QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。