參數(shù)資料
型號: LTC1292
廠商: Linear Technology Corporation
英文描述: Single Chip 12-Bit Data Acquisition Systems(5V,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
中文描述: 單芯片12位數(shù)據(jù)采集系統(tǒng)(5V的,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
文件頁數(shù): 19/24頁
文件大?。?/td> 398K
代理商: LTC1292
19
LTC1292/LTC1297
become a larger fraction of an LSB as the size of the LSB
is reduced. The typical performance characteristics
curve of Noise Error vs Reference Voltage shows the
LSB contribution of this 200
μ
V of noise.
For operation with a 5V reference, the 200
μ
V noise is
only 0.16LSB peak-to-peak. Here the LTC1292/LTC1297
noise will contribute virtually no uncertainty to the
output code. For reduced references, the noise may
become a significant fraction of an LSB and cause
undesirable jitter in the output code. For example, with
a 1.25V reference, this 200
μ
V noise is 0.64LSB peak-
to-peak. This will reduce the range of input voltages
over which a stable output code can be achieved by
0.64LSB. Now, averaging readings may be necessary.
This noise data was taken in a very clean test fixture.
Any setup induced noise (noise or ripple on V
CC
, V
REF
or V
IN
) will add to the internal noise. The lower the
reference voltage used, the more critical it becomes to
have a noise-free setup.
Gain Error Due to Reduced V
REF
The gain error of the LTC1292/LTC1297 is very good
over a wide range of reference voltages. The error
component that is seen in the typical performance
characteristics curve Change in Gain Error vs Refer-
ence Voltage is due to the voltage drop on the GND pin
from the device to the ground plane. To minimize this
error the LTC1292/LTC1297 should be soldered di-
rectly onto the PC board. The internal reference point
for V
REF
is tied to GND. Any voltage drop in the GND pin
will make the reference voltage, internal to the device,
less than what is applied externally (Figure 19). This
drop is typically 420
μ
V due to the product of the pin
U
S
A
O
PPLICATI
U
U
N
SNR
dB
=
–1 76
.
6 02
This is the effective number of bits (ENOB). For the
example shown in Figures 20a and 20b, N = 11.8 bits
and 9.9 bits, respectively. Figure 21 shows a plot of
ENOB as a function of input frequency. The 2nd har-
monic distortion term accounts for the degradation of
the ENOB as f
IN
approaches f
S
/2.
Figure 22 shows an FFT plot of the output spectrum for
two tones applied to the input of the A/D. Nonlinearities
in the A/D will cause distortion products at the sum and
difference frequencies of the fundamentals and prod-
ucts of the fundamentals. This is classically referred to
as intermodulation distortion (IMD).
LTC1292
LTC1297
REF+
R
PIN
I
CC
DAC
REF–
V
REF
±
GND
LTC1292/7 F19
REFERENCE
VOLTAGE
resistance (R
PIN
) and the LTC1292/LTC1297 supply
current. For example, with V
REF
= 1.25V this will result
in a gain error change of –1.0LSB from the gain error
measured with V
REF
= 5V.
LTC1292 AC Characteristics
Two commonly used figures of merit for specifying the
dynamic performance of the A/Ds in digital signal
processing applications are the Signal-to-Noise Ratio
(SNR) and the “Effective Number of Bits (ENOB).” SNR
is the ratio of the RMS magnitude of the fundamental to
the RMS magnitude of all the non-fundamental signals
up to the Nyquist frequency (half the sampling fre-
quency). The theoretical maximum SNR for a sine wave
input is given by:
SNR = (6.02N + 1.76dB)
where N is the number of bits. Thus the SNR depends
on the resolution of the A/D. For an ideal 12-bit A/D the
SNR is equal to 74dB. Fast Fourier Transform (FFT)
plots of the output spectrum of the LTC1292 are shown
in Figures 20a and 20b. The input (f
IN
) frequencies are
1kHz and 28kHz with the sampling frequency (f
S
) at
58.8 kHz. The SNRs obtained from the plots are 73.0dB
and 61.5dB.
By rewriting the SNR expression it is possible to obtain
the equivalent resolution based on the SNR measure-
ment.
Figure 19. Parasitic Resistance in GND Pin
1292/7 E3
相關PDF資料
PDF描述
LTC1297 Single Chip 12-Bit Data Acquisition Systems(5V,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
LTC1293 Single Chip 12-Bit Data Acquisition System(單片,12位數(shù)據(jù)采集系統(tǒng))
LTC1294 Single Chip 12-Bit Data Acquisition System(單片,12位數(shù)據(jù)采集系統(tǒng))
LTC1320 AppleTalk Transceiver
LTC1320CS Octal Bus Transceivers/Registers With 3-State Outputs 24-SOIC 0 to 70
相關代理商/技術參數(shù)
參數(shù)描述
LTC1292BCJ8 制造商:Linear Technology 功能描述:ADC Single SAR 60ksps 12-bit Serial 8-Pin CDIP
LTC1292BCN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BCN8#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BIN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BIN8#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP(6x6) 包裝:托盤