參數(shù)資料
型號(hào): LTC1292
廠商: Linear Technology Corporation
英文描述: Single Chip 12-Bit Data Acquisition Systems(5V,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
中文描述: 單芯片12位數(shù)據(jù)采集系統(tǒng)(5V的,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
文件頁(yè)數(shù): 16/24頁(yè)
文件大?。?/td> 398K
代理商: LTC1292
16
LTC1292/LTC1297
Figure 12. “+” and “–” Input Settling Windows for the LTC1297
“–” input voltage be free of noise and settle completely
during the first CLK cycle of the conversion. Minimizing
R
SOURCE
– and C2 will improve settling time. If large “–”
input source resistance must be used the time can be
extended by using a slower CLK frequency. At the maximum
CLK frequency of 1MHz,
R
SOURCE
– < 250
and C2 < 20pF
will provide adequate settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settles within the allowed time
(see Figures 11a, 11b, 11c and 12). Again the “+” and
“–” input sampling times can be extended as described
above to accommodate slower op amps. Most op amps
including the LT1006 and LT1013 single supply op amps
can be made to settle well even with the minimum settling
windows of 3.0
μ
s for the LTC1292 or 6.0
μ
s for the
LTC1297 (“+” input) and 1
μ
s (“–” input) that occurs at the
maximum clock rate of 1MHz. Figures 13 and 14 show
examples of both adequate and poor op amp settling.
V
HORIZONTAL: 500ns/DIV
HORIZONTAL: 20
μ
s/DIV
Figure 13. Adequate Settling of Op Amp Driving Analog Input
V
Figure 14. Poor Op Amp Settling Can Cause A/D Errors
U
S
A
O
PPLICATI
U
U
D
OUT
CLK
B11
HI-Z
B10
LTC1292/7 F12
CS
1ST BIT TEST (–) INPUT MUST
SETTLE DURING THIS TIME
t
WHCS
t
SMPL
(+) INPUT MUST SETTLE
DURING THIS TIME
(+) INPUT
(–) INPUT
t
suCS
相關(guān)PDF資料
PDF描述
LTC1297 Single Chip 12-Bit Data Acquisition Systems(5V,單片,12位數(shù)據(jù)采集系統(tǒng)(內(nèi)置采樣和保持))
LTC1293 Single Chip 12-Bit Data Acquisition System(單片,12位數(shù)據(jù)采集系統(tǒng))
LTC1294 Single Chip 12-Bit Data Acquisition System(單片,12位數(shù)據(jù)采集系統(tǒng))
LTC1320 AppleTalk Transceiver
LTC1320CS Octal Bus Transceivers/Registers With 3-State Outputs 24-SOIC 0 to 70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1292BCJ8 制造商:Linear Technology 功能描述:ADC Single SAR 60ksps 12-bit Serial 8-Pin CDIP
LTC1292BCN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BCN8#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BIN8 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
LTC1292BIN8#PBF 功能描述:IC DATA ACQ SYSTEM 12BIT 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤