For more information www.linear.com/LT1122 ELECTRICAL CHARACTERISTICS Note 1: Stresses " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� LT1122CCN8
寤犲晢锛� Linear Technology
鏂囦欢闋佹暩(sh霉)锛� 10/14闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC OP-AMP JFET FAST-SETTLNG 8DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 50
鏀惧ぇ鍣ㄩ鍨嬶細 J-FET
闆昏矾鏁�(sh霉)锛� 1
杞�(zhu菐n)鎻涢€熺巼锛� 75 V/µs
澧炵泭甯跺绌嶏細 13MHz
闆绘祦 - 杓稿叆鍋忓锛� 12pA
闆诲 - 杓稿叆鍋忕Щ锛� 130µV
闆绘祦 - 闆绘簮锛� 7.8mA
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� ±5 V ~ 18 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 閫氬瓟
灏佽/澶栨锛� 8-DIP锛�0.300"锛�7.62mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-PDIP
鍖呰锛� 绠′欢
LT1122
5
1122fb
For more information www.linear.com/LT1122
ELECTRICAL CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LT1122 is measured in an automated tester in less than one
second after application of power. Depending on the package used, power
dissipation, heat sinking, and air flow conditions, the fully warmed up chip
temperature can be 10掳C to 50掳C higher than the ambient temperature.
Note 3: Settling time is 100% tested for A- and C-grades using the settling
time test circuit shown. This test is not included in quality assurance
sample testing.
Note 4: Input voltage range functionality is assured by testing offset
voltage at the input voltage range limits to a maximum of 4mV
(A, B grades), to 5.7mV (C, D grades).
Note 5: Minimum supply voltage is tested by measuring offset voltage to
7mV maximum at 卤5V supplies.
Note 6: The LT1122 is not tested and not quality-assurance-sampled
at 鈥�40掳C and at 85掳C. These specifications are guaranteed by design,
correlation and/or inference from 鈥�55掳C, 0掳C, 25掳C, 70掳C and/or 125掳C
tests.
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
15V
1F TANT
0.1F
1F TANT
0.1F
TYPICAL SUPPLY
BYPASSING FOR
EACH AMP/BUFFER
鈥�10V
(REGULATED)
1
2
TTL
IN
4
5
74LS00
GROUND ALL
OTHER INPUTS
10V
(REGULATED)
6
3
SETTLING
TIME OUTPUT
(20 TIMES SUM
NODE OUTPUT)
1k
NO CONNECTION ON PINS
10, 11, 12, 14, AND 15
1N5712
15V
鈥�15V
1.5k
LT1223
鈥�
+
3
2
4
7
6
8
1
7
2
5
4
1N5712
SUMMING
NODE
OUTPUT
鈥�15V
15V
*THIS RESISTOR CAN BE ADJUSTED TO
NULL OUT ALL OFFSETS AT THE SETTLING
TIME OUTPUT. THE AUTOMATED TESTER
USES A SEPARATE AUTOZERO CIRCUIT.
鈥�15V
(MEASURE INPUT
PULSE HERE)
VIN
5.1k
1%
4
鈥�15V
3
2
7
6
LT1122
2k
1%
15V
2k
1%
DEVICE UNDER TEST
5pF
15V
7
1
5
2
8
51
+
鈥�
HA5002
79
5.1k*
1%
HA5002
4
LTC201A
LT1122TA02
鈥�15V
+
Settling Time Test Fixture
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
C2Q 1.25 FUSE 1.25 32V 0603 FAST C2Q
LT1057S8#TRPBF IC PREC OP-AMP JFET DUAL 8SOIC
RC0805FR-07324RL RES 324 OHM 1/8W 1% 0805 SMD
P4SMA440AHE3/5A TVS 300W 440V 5% UNIDIR SMA
RC0805FR-073K83L RES 3.83K OHM 1/8W 1% 0805 SMD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
LT1122CCN8#PBF 鍔熻兘鎻忚堪:IC OP-AMP JFET FAST-SETTLNG 8DIP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> Linear - Amplifiers - Instrumentation 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:100 绯诲垪:- 鏀惧ぇ鍣ㄩ鍨�:閫氱敤 闆昏矾鏁�(sh霉):1 杓稿嚭椤炲瀷:- 杞�(zhu菐n)鎻涢€熺巼:0.2 V/µs 澧炵泭甯跺绌�:- -3db甯跺:- 闆绘祦 - 杓稿叆鍋忓:100pA 闆诲 - 杓稿叆鍋忕Щ:30µV 闆绘祦 - 闆绘簮:380µA 闆绘祦 - 杓稿嚭 / 閫氶亾:- 闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±):±2 V ~ 18 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-SOIC锛�0.154"锛�3.90mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-SO 鍖呰:绠′欢
LT1122CCN8PBF 鍒堕€犲晢:Linear Technology 鍔熻兘鎻忚堪:LT1122CCN8PBF
LT1122CM 鍒堕€犲晢:LINER 鍒堕€犲晢鍏ㄧū:Linear Technology 鍔熻兘鎻忚堪:Fast Settling, JFET Input Operational Amplifier
LT1122CMJ8 鍒堕€犲晢:LINER 鍒堕€犲晢鍏ㄧū:Linear Technology 鍔熻兘鎻忚堪:Fast Settling, JFET Input Operational Amplifier
LT1122CS 鍒堕€犲晢:LINER 鍒堕€犲晢鍏ㄧū:Linear Technology 鍔熻兘鎻忚堪:Fast Settling, JFET Input Operational Amplifier