- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385498 > LPC3230FET296 (NXP SEMICONDUCTORS) ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, LCD controller PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC3230FET296 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, LCD controller |
| 中文描述： | 32-BIT, FLASH, 266 MHz, RISC MICROCONTROLLER, PBGA296 |
| 封裝： | 15 X 15 MM, 0.70 MM PITCH, PLASTIC, MO-216, SOT1048-1, TFBGA-296 |
| 文件頁(yè)數(shù)： | 14/17頁(yè) |
| 文件大?。?/td> | 120K |
| 代理商： | LPC3230FET296 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
ES_LPC3230
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Errata sheet
Rev. 9 — 1 June 2011
14 of 17
NXP Semiconductors
ES_LPC3230
Errata sheet LPC3230
3.9 HSUART.1: High speed UART receive FIFO and status can freeze
Introduction:
The three high speed UART's (HSUART) receive (RX) FIFOs can sometimes enter a state
where they no longer accept received data. When this state occurs, the HSUART's RX
FIFO will no longer accept data regardless of RX FIFO fill status. The receive state of the
HSUART may indicate a number of possible, but invalid, receive statuses. These invalid
statuses may include RX FIFO or timeout interrupts pending with no receive data in the
RX FIFO, invalid RX FIFO status, stuck RX interrupts, or other possible RX statuses.
Once the HSUART enters this state, the state can only be cleared by a chip reset. This
applies to the U1_RX, U2_RX, and U7_RX pins. The HSUART's transmit side is not
affected by this issue and will work as normal when the HSUART receive side stops. The
four standard UARTs do not exhibit this behavior.
Problem:
It has been determined that this failed receive state can be entered by receiving a burst of
high frequency noise into the HSUART RX pin. High frequency noise consists of pulsed or
random toggling of the HSUART RX line at about 2.5 MHz or greater. The chance of the
HSUART entering the state increases with the number of pulses and frequency of the
pulses received. Generally, a single pulse won't cause the state to occur.
During normal data transfer with transfer rates 2400 bps (416 uS) to 921.6 Kbps
(1.085 uS), this state won't occur. However, conditions outside the transfer itself may
cause the state to occur. It has been observed in some systems that insertion of the serial
cable into the board's serial connector can cause connection noise or oscillations on the
transceiver. This noise is driven onto the HSUART RX pin from the transceiver as a series
of random pulses.
Work-around:
If all 7 UARTs aren't needed or 921.6 Kbps transfer rate isn't needed, use the standard
UARTs instead of the high speed UARTs to avoid the issue altogether. For systems that
require the HSUARTs, care must be taken to limit the exposure of the HSUART RX signal
for the type of signal conditions that can cause the state to occur. There are several
possible solutions that can help reduce the state from occurring.
Whenever the HSUART is not in use, place the HSUART into loopback mode. When in
loopback, the RX pin is connected internally to the HSUARTs TX pin and is isolated from
the external RX input. While in this loopback state, the condition won't occur on the
HSUART regardless of the signal on the RX input. The HSUART TX pin will remain in the
idle state in loopback mode when no data is being sent from the HSUART.
Optionally, if the HSUART is connected to a transceiver that supports enabling and
disabling of the input signal from the transceiver RX input to the transceiver RX output to
the HSUART RX input, disable it when not expecting a transmission. Regardless of how
the transceiver is connected to the RX pin, the RX pin should be prevented from floating at
power-up, reset, or when the transceiver is disabled. This can be done by adding a pull-up
resistor to the HSUART RX pin.
If using a system where the HSUART always need to be enabled, consider adding the
capability to sense when the cable has been plugged into the connector and switch the
HSUART out of loopback mode only once the cable has been installed to prevent cable
insertion noise.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC3240FET296 | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, Ethernet |
| LPV531 | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LPV531MK | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LPV531MKX | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LQA48B | Cellular Phone Power Management Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC3230FET296,551 | 功能描述:ARM微控制器 - MCU ARM9 256KRAM VFP USB OTG LCD RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC3230FET296/01,5 | 功能描述:ARM微控制器 - MCU ARM9 VFP USB OTG Improved LCD RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC3230FET296/01,551 | 制造商:NXP Semiconductors 功能描述:0 |
| LPC3240 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface |
| LPC3240FET296 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。