- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3795 > LPC2101FBD48,151 (NXP Semiconductors)IC ARM7 MCU FLASH 8K 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2101FBD48,151 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 11/37頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ARM7 MCU FLASH 8K 48-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs ARM7 Architecture ARM7 Memory |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | LPC2100 |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 70MHz |
| 連通性： | I²C，Microwire，SPI，SSI，SSP，UART/USART |
| 外圍設(shè)備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.65 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 托盤(pán) |
| 產(chǎn)品目錄頁(yè)面： | 704 (CN2011-ZH PDF) |
| 配用： | 568-4310-ND - EVAL BOARD LPC2158 W/LCD 568-4297-ND - BOARD EVAL LPC21XX MCB2100 MCB2103UME-ND - BOARD EVAL MCB2103 + ULINK-ME MCB2103U-ND - BOARD EVAL MCB2103 + ULINK2 622-1005-ND - USB IN-CIRCUIT PROG ARM7 LPC2K |
| 其它名稱： | 568-2092 935280963151 LPC2101FBD48-S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
LPC2101_02_03_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 2 June 2009
19 of 37
NXP Semiconductors
LPC2101/02/03
Single-chip 16-bit/32-bit microcontrollers
6.17.4 Code security (Code Read Protection - CRP)
This feature of the LPC2101/02/03 allows user to enable different levels of security in the
system so that access to the on-chip ash and use of the JTAG and ISP can be restricted.
When needed, CRP is invoked by programming a specic pattern into a dedicated ash
location. IAP commands are not affected by the CRP.
Implemented in bootloader code version 2.21 are three levels of the Code Read
Protection:
1. CRP1 disables access to chip via the JTAG and allows partial ash update (excluding
ash sector 0) using a limited set of the ISP commands. This mode is useful when
CRP is required and ash eld updates are needed but all sectors cannot be erased.
2. CRP2 disables access to chip via the JTAG and only allows full ash erase and
update using a reduced set of the ISP commands.
3. Running an application with level CRP3 selected fully disables any access to chip via
the JTAG pins and the ISP. This mode effectively disables ISP override using P0.14
pin, too. It is up to the user’s application to provide (if needed) ash update
mechanism using IAP calls or call reinvoke ISP command to enable ash update via
UART0.
Remark: Parts LPC2101/02/03 Revision ‘-’ have CRP2 enabled only (bootloader code
version 2.2).
6.17.5 External interrupt inputs
The LPC2101/02/03 include up to three edge or level sensitive external interrupt inputs as
selectable pin functions. When the pins are combined, external events can be processed
as three independent interrupt signals. The external interrupt inputs can optionally be
used to wake-up the processor from Power-down mode and Deep power-down mode.
Additionally all 10 capture input pins can also be used as external interrupts without the
option to wake the device up from Power-down mode.
6.17.6 Memory mapping control
The memory mapping control alters the mapping of the interrupt vectors that appear
beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip
ash memory, or to the on-chip static RAM. This allows code running in different memory
spaces to have control of the interrupts.
6.17.7 Power control
The LPC2101/02/03 supports three reduced power modes: Idle mode, Power-down
mode, and Deep power-down mode.
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC1342FBD48,151 | IC MCU 32BIT 48LQFP |
| C8051F501-IQ | IC 8051 MCU 64K FLASH 48-QFP |
| P89LPC935FDH,529 | IC 80C51 MCU FLASH 8K 28-TSSOP |
| C8051F504-IQ | IC 8051 MCU 32K FLASH 48-QFP |
| LPC11U14FBD48/201, | IC MCU 32BIT 32K 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2102 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC |
| LPC2102FBD48 | 制造商:NXP Semiconductors 功能描述:IC MCU ARM7 FLASH SMD LQFP48 制造商:NXP Semiconductors 功能描述:IC, MCU ARM7 FLASH, SMD, LQFP48 |
| LPC2102FBD48,118 | 功能描述:ARM微控制器 - MCU 16K FL/4K RAM 10BIT ADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2102FBD48,151 | 功能描述:ARM微控制器 - MCU ARM7 16KF/4KR/10BADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2102FHN48 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit/32-bit microcontrollers; 8 kB/16 kB/32 kB flash with ISP/IAP, fast ports and 10-bit ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。