- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44574 > LMX2336LTMX/NOPB (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | LMX2336LTMX/NOPB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO20 |
| 封裝： | 0.173 INCH, PLASTIC, TSSOP-20 |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 631K |
| 代理商： | LMX2336LTMX/NOPB |
Application Information
A block diagram of the basic phase locked loop is shown in
Loop Gain Equations
A linear control system model of the phase feedback for a
PLL in the locked state is shown in Figure 2. The open loop
gain is the product of the phase comparator gain (Kφ), the
VCO gain (K
VCO/s), and the loop filter gain Z(s) divided by
the gain of the feedback counter modulus (N). The passive
loop filter configuration used is displayed in Figure 3, WHILE
the complex impedance of the filter is given in equation 2.
(1)
(2)
The time constants which determine the pole and zero fre-
quencies of the filter transfer function can be defined as
(3)
The 3rd order PLL Open Loop Gain can be calculated in
terms of frequency,
ω, the filter time contants T1 and T2, and
the design constants K
φ,K
VCO, and N.
(4)
From Equation (3) we can see that the phase term will be
dependent on the single pole and zero such that the phase
margin is determined in Equation (1).
φ(ω) = tan1 (ω T2) tan1 (ω T1) + 180C
(5)
A plot of the magnitude and phase of G(s) H(s) for a stable
loop, is shown in Equation (4) with a solid trace. The param-
eter
φ
p shows the amount of phase margin that exists at the
point the gain drops below zero (the cutoff frequency wp of
the loop). In a critically damped system, the amount of phase
margin would be approximately 45 degrees.
01280713
FIGURE 1. Conventional PLL Architecture
01280714
FIGURE 2. PLL Linear Model
01280715
FIGURE 3. Passive Loop Filter
LMX2335L/LMX2336L
www.national.com
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2336LTM/NOPB | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO20 |
| LMX2335USLB | PLL FREQUENCY SYNTHESIZER, 1200 MHz, PQCC16 |
| LMX2335UM | PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16 |
| LMX2336USLB | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PQCC24 |
| LMX2335UTM/NOPB | PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2336TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336TMX | 功能描述:IC FREQ SYNTH DL 1.1GHZ 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2336U | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336U WAF | 制造商:Texas Instruments 功能描述: |
| LMX2336USLBX | 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。