- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384604 > LMX2322 (National Semiconductor Corporation) PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications PDF資料下載
參數(shù)資料
| 型號： | LMX2322 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLLatinumTM 2.0千兆赫頻率合成射頻個人通信 |
| 文件頁數(shù)： | 11/14頁 |
| 文件大?。?/td> | 227K |
| 代理商： | LMX2322 |
LMX2322
2.3.4 CTL_WORD
Advance Information
Rev 1.6
9/24/1998
11
MSB
LSB
CNT_RST
PWDN
2.3.4.1 Reserve Word Truth Table
CE
1
1
1
1
0
CNT_RST
0
0
1
1
X
PWDN
0
1
0
1
X
FUNCTION
Normal Operation
Synchronous Powerdown
counter reset
Asynchronous Powerdown
Asynchronous Powerdown
Notes:
X denotes don’t care.
1. The
Counter Reset
bit when activated allows the reset of both N and R counters. Upon powering up the N counter
resumes counting in "close" alignment with the R counter. (The maximum error is one prescalar cycle).
2
.
Both synchronous and asynchronous
power down
modes are available with the LMX2322 to be able to adapt to
different types of applications. The MICROWIRE control register remains active and capable of loading and latching in
data during all of the powerdown modes
Synchronous Power down Mode
The PLL loops can be synchronously powered down by setting the counter reset mode bit to LOW (N[2] = 0)
and its power down mode bit to HIGH (N[1] = 1). The power down function is gated by the charge pump. Once
the power down mode and counter reset mode bits are loaded, the part will go into power down mode upon the
completion of a charge pump pulse event.
Asynchronous Power down Mode
The PLL loops can be asynchronously powered down by setting the counter reset mode bit to HIGH (N[2] = 1)
and its power down mode bit to HIGH(N[1] = 1). The power down function is NOT gated by the charge pump.
Once the power down and counter reset mode bits are loaded, the part will go into power down mode
immediately.
The R and N counters are disabled and held at load point during the synchronous and asynchronous power
down modes. This will allow a smooth acquisition of the RF signal when the PLL is programmed to power up.
Upon powering up, both R and N counters will start at the ‘zero’ state, and the relationship between R and N will
not be random.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2332LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSBX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2331LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2335 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個人通訊的雙通道頻率合成器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2322 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2322SLBX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LMX2323 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum? 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2323 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2323TMX | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。