參數(shù)資料
型號(hào): LMX2316TMX/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類(lèi): PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16
封裝: 0.173 INCH, LEAD FREE, PLASTIC, TSSOP-16
文件頁(yè)數(shù): 3/19頁(yè)
文件大小: 342K
代理商: LMX2316TMX/NOPB
1.0 Functional Description (Continued)
1.3.3 Lock Detect Filter Calculation
The component values for the open drain lock detect filter can be determined after assessing the qualifications for an in-lock
condition. The in-lock condition can be specified as being a particular number (N) of consecutive reference cycles or duration (D)
wherein the phase detector phase error is some factor less than the reference period. In an example where the phase detector
reference period is 10 kHz, one might select the threshold for in-lock as occurring when 5 consecutive phase comparisons have
elapsed where the phase errors are a 1000 times shorter than the reference period (100 ns). Here,N=5andF= 1000.
For the lock detect filter shown in Figure 1, when used in conjunction with a open drain (active sink only) lock detect output, the
resistor value for R2 would be chosen to be a factor of F * R1. Thus, if resistor R1 were pulled low for only 1/1000th of the
reference cycle period, its “effective” resistance would be on par with R2. The two resistors for that duty cycle condition on
average appear to be two 1000x R1 resistors connected across the supply voltage with their common node voltage (Vc) at V
CC/2.
Phase errors larger than 1/1000th of the reference cycle period would drag the average voltage of node Vc below V
CC/2 indicating
an out-of-lock status. If the time constant of R2 * C1 is now calculated to be N * the reference period (500 s), then the voltage
of node Vc would fall below V
CC/2 only after 5 consecutive phase errors whose average pulse width was greater than 100 ns.
1.3.4 FastLock Modes
FastLock enables the designer to achieve both fast frequency transitions and good phase noise performance by dynamically
changing the PLL loop bandwidth. The FastLock modes allow wide band PLL fast locking with seemless transition to a low phase
noise narrow band PLL. Consistent gain and phase margins are maintained by simultaneously changing charge pump current
magnitude, counter values, and loop filter damping resistor. The four FastLock modes in Table 5 are similar to the technique used
in National Semiconductor’s LMX 233X series Dual Phase Locked Loops and are selected by F9, F10, and N19 when F8 is HIGH.
Modes 1 and 2 change loop bandwidth by a factor of two while modes 3 and 4 change the loop bandwidth by a factor of 4. Modes
1 and 2 increase charge pump magnitude by a factor of 4 and should use R2’=R2 for consistent gain and phase margin. Modes
3 and 4 increase charge pump magnitude and decrease the counter values by a factor of 4. R2’ = 13 R2 should be used for
consistent stability margin in modes 3 and 4. When F8 is LOW, the FastLock modes are disabled, F9 controls only the FL
o output
level (FL
o = F9), and N19 determines the charge pump current magnitude (N19=LOW→ICPo = 250 A, N19=HIGH→ICPo =
1 mA).
10012713
FIGURE 1. Typical Lock Detect Circuit
LMX2306/LMX2316/LMX2326
www.national.com
11
相關(guān)PDF資料
PDF描述
LMX2326TM/NOPB PLL FREQUENCY SYNTHESIZER, 2800 MHz, PDSO16
LMX2306TM/NOPB PLL FREQUENCY SYNTHESIZER, 550 MHz, PDSO16
LMX2326TMX/NOPB PLL FREQUENCY SYNTHESIZER, 2800 MHz, PDSO16
LMX2306TMX/NOPB PLL FREQUENCY SYNTHESIZER, 550 MHz, PDSO16
LMX2323TMX PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2320 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Frequency Synthesizer for RF Personal Communications
LMX2320 WAF 制造商:Texas Instruments 功能描述:
LMX2320TM 功能描述:IC FREQ SYNTH 2.0GHZ 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2320TMX 功能描述:IC FREQ SYNTH 2.0GHZ 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2322 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications