參數(shù)資料
型號(hào): LMX2316SLB
廠(chǎng)商: NATIONAL SEMICONDUCTOR CORP
元件分類(lèi): PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16
封裝: LAMINATE, CSP-16
文件頁(yè)數(shù): 22/22頁(yè)
文件大小: 305K
代理商: LMX2316SLB
1.0 Functional Description (Continued)
1.3 FUNCTION AND INITIALIZATION LATCHES
Both the function and initialization latches write to the same registers. (See Section 1.7.1 DEVICE PROGRAMMING AFTER
FIRST APPLYING V
CC section for initialization latch description.)
TABLE 1. Programmable Modes
C1
C2
F1
F2
F3–5
F6
F7
F8
0
1
COUNTER
POWER DOWN
FoLD
PD
CP
FASTLOCK
RESET
CONTROL
POLARITY
TRI-STATE
ENABLE
F9
F10
F11–14
F15–F17
F18
FAST-
TIMEOUT
TEST
POWER
LOCK
COUNTER
MODES
DOWN
CONTROL
ENABLE
VALUE
MODE
TABLE 2. Mode Select Truth Table
REGISTER
LEVEL
COUNTER
RESET
POWER
DOWN
PHASE
CP
TRI-STATE
DETECTOR
POLARITY
0
RESET
POWERED
NEGATIVE
NORMAL
DISABLED
UP
OPERATION
1
RESET
POWERED
POSITIVE
TRI-STATE
ENABELED
DOWN
FUNCTION DESCRIPTION
F1. The Counter Reset enable mode bit F1, when activated, allows the reset of both N and R counters. Upon powering up, the
F1 bit needs to be disabled, then the N counter resumes counting in “close” alignment with the R counter. (The maximum error
is one prescalar cycle).
F2. Refer to Section 1.3.1 POWERDOWN OPERATION section.
F3–5. Controls output of FoLD pin. See FoLD truth table. See
Table 4.
F6. Phase Detector Polarity. Depending upon VCO characteristics, F6 bit should be set accordingly. When VCO characteristics
are positive F6 should be set HIGH; When VCO characteristics are negative F6 should be set LOW
F7. Charge Pump TRI-STATE is set using bit F7. For normal operation this bit is set to zero.
F8. When the FastLock Enable bit is set the part is forced into one of the four FastLock modes. See description in
Table 5,
FastLock Decoding.
F9. The FastLock Control bit determines the mode of operation when in FastLock (F8 = 1). When not in FastLock mode, FL
o
can be used as a general purpose output controlled by this bit. For F9 = 1, FL
o is HIGH and for F9 = 0, FLo is LOW. See Table
5 for truth table.
F10. Timeout Counter Enable bit is set to 1 to enable the timeout counter. See
Table 5 for truth table.
F11–14. FastLock Timeout Counter is set using bits F11-14.
Table 6 for counter values.
F15–17. Function bits F15–F17 are for Test Modes, and should be set to 0 for normal use.
F18. Refer to Section 1.3.1 POWERDOWN OPERATION section.
DS100127-7
LMX2306/LMX2316/LMX2326
www.national.com
9
相關(guān)PDF資料
PDF描述
LMX2321TMX PLL FREQUENCY SYNTHESIZER, 2100 MHz, PDSO16
LMX2324ATM PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16
LMX2364TMX/NOPB PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24
LMX2372MDC PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
LMX2531LQ1500EX PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2316SLBX 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications
LMX2316SLBX/NOPB 功能描述:IC FREQ SYNTH 1.2GHZ 16LAMIN CSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2316TM 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 100MHz to 1200MHz 16-Pin TSSOP Rail
LMX2316TM 制造商:Texas Instruments 功能描述:1.2GHZ SINGLE PLL 2316 TSSOP16
LMX2316TM/NOPB 功能描述:IC FREQ SYNTHESIZER 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*