- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384604 > LMX2306 (National Semiconductor Corporation) PLLatinum Low Power Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個(gè)人通訊的低耗頻率合成器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2306 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum Low Power Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個(gè)人通訊的低耗頻率合成器) |
| 中文描述： | PLLatinum頻率合成器的低功耗射頻個(gè)人通信（PLLatinum技術(shù)用于射頻個(gè)人通訊的低耗頻率合成器） |
| 文件頁(yè)數(shù)： | 17/19頁(yè) |
| 文件大?。?/td> | 300K |
| 代理商： | LMX2306 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)
1.7 Application Information
(Continued)
1.7.9 FastLock MODE 1 PROGRAMMING
The F[1]–F[7] bits will be denoted as (
*
) and are dependent on the desired modes of the applicable functions. To program the de-
vice for mode 1 FastLock, the F[8]–F[10] bits are programmed 100, while the N[19] bit is set to 1. The device will stay in the 4X
current mode until another N bit stream is sent with the N[19] bit reset to 0. This gives a bit stream as follows:
1.7.10 FastLock MODE 2 PROGRAMMING
Again, the F[1]–F[7] bits will be denoted as don’t care (
*
) but are dependent on the desired modes of the applicable functions.
To program the device for mode 2 FastLock, the F[8]–F[10] bits are programmed 101, while the N[19] bit is set to 1. The device
will stay in the 4X current mode for the programmed number of phase detector cycles. Bits F[11]–F[14] program this number of
cycles and are shown in Table 6 For our example, we will use 27 phase detector cycles, i.e. bits F[11]–F[14] will be 0110
. After
27 phase detector cycles, the N[19] bit returns to zero, bringing the device back to low current mode. The resulting bit stream is
as follows:
FastLock modes 3 and 4 are programmed in the same manner and give the added 4X gain increase as discussed in Section 1.3.4
FastLock modes.
DS100127-17
DS100127-18
L
www.national.com
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2322 | PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2332LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSBX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2331LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2306_04 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2306LBX | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
| LMX2306SLBX | 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin LAM CSP T/R |
| LMX2306SLBX/NOPB | 功能描述:IC FREQ SYNTH 16LAMINATE CSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2306TM | 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin TSSOP Rail 制造商:Texas Instruments 功能描述:550MHZ SINGLE PLL 2306 TSSOP16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。