參數(shù)資料
型號: LMK04001BISQ/NOPB
廠商: National Semiconductor
文件頁數(shù): 30/65頁
文件大小: 0K
描述: IC CLOCK CONDITIONER W/PLL 48LLP
標(biāo)準(zhǔn)包裝: 1,000
系列: PowerWise®
類型: 時鐘調(diào)節(jié)器
PLL:
輸入: LVCMOS
輸出: LVCMOS,2VPECL,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.57GHz
除法器/乘法器: 是/是
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-LLP(7x7)
包裝: 帶卷 (TR)
其它名稱: LMK04001BISQ
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
PLL1 Reference Clock LOS Timeout Control
This register is used to tune the LOS timeout based upon the frequency of the reference clock input(s). The
register value controls the timeout setting for both CLKin0 and CLKin1. The value programmed in the
LOS_TIMEOUT register represents the minimum input frequency for which loss of signal can be detected. For
example, if the reference input frequency is 12.288 MHz, then either register values (0,0) or (0,1) will result in
valid loss of signal detection. If the reference input frequency is 1 MHz, then only the register value (0,0) will
result in valid detection of signal loss.
Table 14. Reference Clock LOS Timeout Control Bits
b1
b0
Corresponding Minimum Input Frequency
0
1 MHz
0
1
3.0 MHz
1
0
13 MHz
1
32 MHz
LOS Output Type Control
The output format of the LOS pins may be selected as active CMOS, open drain NMOS and open drain PMOS,
as shown in the following table.
Table 15. Loss of Signal (LOS) Output Pin Format Type
LOS_TYPE [1:0]
Functional Description
b1
b0
0
Reserved
0
1
NMOS open drain
1
0
PMOS open drain
1
Active CMOS
The LOS output signal is valid only when CLKin_SEL bits are set to either [1,0] or [1,1]. If the CLKin_SEL field is
programmed to either of the fixed inputs, [0,0] or [0,1], the LOS_TYPE bits should be set to [0,0].
Register 12
PLL1_N: PLL1_N Counter
The size of the PLL1_N counter is 12 bits. This counter will support a maximum divide ratio of 4095 and
minimum divide ratio of 1. The 12 bit resolution is sufficient to support minimum phase detector frequency
resolution of approximately 50 kHz when the VCXO frequency is 200 MHz.
For a 200 MHz external VCXO, the minimum phase detector rate will be PDmin = 200 MHz/4095 = 48.84 kHz
Table 16. PLL1_N Counter Values
N [17:0]
VALUE
b11
b10
...
b6
b5
b4
b3
b2
b1
b0
0
Not Valid
0
1
0
1
0
2
.
...
1
4095
36
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
VI-JVY-MZ-F3 CONVERTER MOD DC/DC 3.3V 16.5W
LMK04000BISQ/NOPB IC CLOCK CONDITIONER W/PLL 48LLP
VI-JVT-MZ-F2 CONVERTER MOD DC/DC 6.5V 25W
LMK04033BISQ/NOPB IC CLOCK CONDITIONER PREC 48LLP
VI-JVN-MZ-F2 CONVERTER MOD DC/DC 18.5V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04001BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04001BISQX/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04002BEVAL 功能描述:時鐘和定時器開發(fā)工具 LMK04002 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
LMK04002BEVAL/NOPB 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PowerWise® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
LMK04002BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs