- 您現在的位置：買賣IC網 > PDF目錄361036 > LMC567CN (NATIONAL SEMICONDUCTOR CORP) Low Power Tone Decoder PDF資料下載
參數資料
| 型號： | LMC567CN |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 信令電路 |
| 英文描述： | Low Power Tone Decoder |
| 中文描述： | TELECOM, TONE DECODER CIRCUIT, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數： | 4/7頁 |
| 文件大?。?/td> | 168K |
| 代理商： | LMC567CN |
Typical Performance Characteristics
Applications Information
(refer to Block
Diagram)
GENERAL
The LMC567 low power tone decoder can be operated at
supply voltages of 2V to 9V and at input frequencies ranging
from 1 Hz up to 500 kHz.
The LMC567 can be directly substituted in most LM567 ap-
plications with the following provisions:
1.
Oscillator timing capacitor Ct must be halved to double
the oscillator frequency relative to the input frequency
(See OSCILLATOR TIMING COMPONENTS).
2.
Filter capacitors C1 and C2 must be reduced by a factor
of 8 to maintain the same filter time constants.
3.
The output current demanded of pin 8 must be limited to
the specified capability of the LMC567.
OSCILLATOR TIMING COMPONENTS
The voltage-controlled oscillator (VCO) on the LMC567 must
be set up to run at twice the frequency of the input signal
tone to be decoded. The center frequency of the VCO is set
by timing resistor Rt and timing capacitor Ct connected to
pins 5 and 6 of the IC. The center frequency as a function of
Rt and Ct is given by:
Since this will cause an input tone of half F
osc
to be decoded,
This equation is accurate at low frequencies; however,
above 50 kHz (F
= 100 kHz), internal delays cause the
actual frequency to be lower than predicted.
The choice of Rt and Ct will be a tradeoff between supply
current and practical capacitor values. An additional supply
current component is introduced due to Rt being switched to
V
s
every half cycle to charge Ct:
I
s
due to Rt = V
s
/(4Rt)
Thus the supply current can be minimized by keeping Rt as
large as possible (see supply current vs. operating fre-
quency curves). However, the desired frequency will dictate
an RtCt product such that increasing Rt will require a smaller
Ct. Below Ct = 100 pF, circuit board stray capacitances be-
gin to play a role in determining the oscillation frequency
which ultimately limits the minimum Ct.
To allow for I.C. and component value tolerances, the oscil-
lator timing components will require a trim. This is generally
accomplished by using a variable resistor as part of Rt, al-
though Ct could also be padded. The amount of initial fre-
quency variation due to the LMC567 itself is given in the
electrical specifications; the total trim range must also ac-
commodate the tolerances of Rt and Ct.
Supply Current vs.
Operating Frequency
DS008670-3
Bandwidth vs.
Input Signal Level
DS008670-7
Largest Detection
Bandwidth vs. Temp.
DS008670-8
Bandwidth as
a Function of C2
DS008670-9
Frequency Drift
with Temperature
DS008670-10
Frequency Drift
with Temperature
DS008670-11
www.national.com
4
相關PDF資料 |
PDF描述 |
|---|---|
| LMC568 | Low Power Phase-Locked Loop |
| LMC568CM | Low Power Phase-Locked Loop |
| LMC568CN | Low Power Phase-Locked Loop |
| LMC6009 | 9 Channel Buffer Amplifier for TFT-LCD |
| LMC6009MT | 9 Channel Buffer Amplifier for TFT-LCD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMC567CN NOPB | 制造商:National Semiconductor 功能描述:Tone Decoder 8-Pin PDIP T/R |
| LMC567CN | 制造商:Texas Instruments 功能描述:IC TONE DECODER CMOS DIP8 567 |
| LMC567CN/NOPB | 功能描述:電話振鈴器 Low Power Tone Decoder RoHS:否 制造商:NJR 產品:FSK Demodulator / Tone Decoder 封裝 / 箱體:DIP-14 頻率:0.01 Hz to 300 KHz 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| LMC568 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low Power Phase-Locked Loop |
| LMC568CM | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。