![](http://datasheet.mmic.net.cn/270000/LM9820_datasheet_16031472/LM9820_17.png)
Applications Information
(Continued)
LM9810/20 enters the Power Down mode. Recovery from
Power Down typically takes 50 μs (the time required for
the reference voltages to settle to 0.5 LSB accuracy).
2.0 CLAMPING
To perform a DC restore across the AC coupling capaci-
tors at the beginning of every line, the LM9810/20 imple-
ments a clamping function. When NewLine is high and
SampCLK is low, all three OS inputs will be connected to
either V
or V
, depending on B4 of the Sampling
and Color Mode register. If B4 is set to one (positive signal
polarity), then the OS inputs will be connected to V
. If
B4 is set to zero (negative signal polarity), then they will
be connected to V
REF+
.
2.1 Clamp Capacitor Selection
This section explains how to select appropriate clamp
capacitor values.
The output signal of many sensors rides on a DC offset
(greater than 5V for many CCDs) which is incompatible
with the LM9810/20’s 5V operation. To eliminate this off-
set without resorting to additional higher voltage compo-
nents, the output of the sensor is AC coupled to the
LM9810/20 through a DC blocking capacitor, C
. The
sensor’s DOS output, if available, is not used. The value
of this capacitor is determined by the leakage current of
the LM9810/20’s OS input and the output impedance of
the sensor. The leakage through the OS input determines
how quickly the capacitor value will drift from the clamp
value of ,V
or V
, which then determines how
many pixels can be processed before the droop causes
errors in the conversion (
±
0.1V is the recommended limit
for CDS operation). The output impedance of the sensor
determines how quickly the capacitor can be charged to
the clamp value during the black reference period at the
beginning of every line.
The minimum clamp capacitor value is determined by the
maximum droop the LM9810/20 can tolerate while con-
verting one sensor line. The minimum clamp capacitor
value is much smaller for CDS mode applications than it is
for CIS mode applications. The LM9810/20 input leakage
current is considerably less when the LM9810/20 is oper-
ating in CDS mode. In CDS mode, the LM9810/20 leak-
age current should be no more than 20 nA. With CDS
disabled, which will likely be the case when CIS sensors
are used, the LM9810/20 leakage current can be as high
as 25 μA at the maximum conversion rate.
2.1.1 CDS Mode Minimum Clamp Capacitor
Calculation
The following figure takes the maximum leakage current
into the OS input, the maximum allowable droop, the
number of pixels on the sensor, and the pixel conversion
rate, f
SampCLK
, and provides the minimum clamp capacitor
value:
(7)
For example, if the OS input leakage current is 20 nA
worst-case, the sensor has 2700 active pixels, the con-
version rate is 2 MHz (t
= 500 ns), and the max
droop desired is 0.1V, the minimum clamp capacitor value
is:
(8)
2.1.2 CIS Mode Minimum Clamp Capacitor
Calculation
If CDS is disabled, then the maximum LM9810/20 OS
input leakage current can be calculated from:
I
LEAKAGE
= V
SAT
f
SampCLK
C
SAMP
where V
is the peak pixel signal swing of the CIS OS
output and C
is the capacitance of the LM9810/20’s
internal sampling capacitor (2 pF). Inserting this into
Equation (7) results in:
(9)
(10)
with C
SAMP
equal to 2 pF and V
SAT
equal to 2V (the
LM19810/20’s maximum input signal), then Equation (10)
reduces to:
(11)
In CIS mode (CDS disabled), the max droop limit must be
much more carefully chosen, since any change in the
clamp capacitor’s DC value will affect the LM9810/20’s
conversion results. If a droop of one 10-bit LSB across a
line is considered acceptable, then the allowed droop
voltage is calculated as 2V/1024, or approximately 2 mV.
If there are 2700 active pixels on a line then:
(12)
2.1.3 Maximum Clamp Capacitor Calculation
The maximum size of the clamp capacitor is determined
by the amount of time available to charge it to the desired
value during the optical black portion of the sensor output.
The internal clamp is on when NewLine is high and Samp-
CLK is low. If the applied SampCLK is low for half its
cycle, then the available charge time per line can be
calculated using:
DS100943-82
FIGURE 10. OS Clamp Capacitor and Internal Clamp
L
www.national.com
17