- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385488 > LM64 (National Semiconductor Corporation) 【1∑C Remote Diode Temperature Sensor with PWM Fan Control and 5 GPIO’s PDF資料下載
參數(shù)資料
| 型號(hào)： | LM64 |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | 溫度/濕度傳感器 |
| 英文描述： | 【1∑C Remote Diode Temperature Sensor with PWM Fan Control and 5 GPIO’s |
| 中文描述： | 【1ΣC遠(yuǎn)程二極管溫度傳感器，PWM風(fēng)扇控制和5個(gè)GPIO的 |
| 文件頁數(shù)： | 10/29頁 |
| 文件大?。?/td> | 363K |
| 代理商： | LM64 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
1.0 Functional Description
(Continued)
1.2.2 ALERT Output as an Interrupt
The LM64’s ALERT output can be implemented as a simple
interrupt signal when it is used to trigger an interrupt service
routine. In such systems it is desirable for the interrupt flag to
repeatedly trigger during or before the interrupt service rou-
tine has been completed. Under this method of operation,
during the read of the ALERT Status Register the LM64 will
set the ALERT Mask bit in the Configuration Register if any
bit in the ALERT Status Register is set, with the exception of
Busy and Open. This prevents further ALERT triggering until
the master has reset the ALERT Mask bit, at the end of the
interrupt service routine. TheALERT Status Register bits are
cleared only upon a read command from the master (see
Figure 5) and will be re-asserted at the end of the next
conversion if the triggering condition(s) persist(s). In order
for the ALERT to be used as a dedicated interrupt signal, the
Comparator Mode bit in the Remote Diode Temperature
Filter and Comparator Mode Register must be set low. This
is the power-on default state. The following sequence de-
scribes the response of a system that uses the ALERT
output pin as an interrupt flag:
1.
Master senses ALERT low.
2.
Master reads the LM64 ALERT Status Register to deter-
mine what caused the ALERT.
3.
LM64 clears ALERT Status Register, resets the ALERT
HIGH and sets the ALERT Mask bit in the Configuration
Register.
4.
Master attends to conditions that caused the ALERT to
be triggered. The fan is started, setpoint limits are ad-
justed, etc.
5.
Master resets the ALERT Mask bit in the Configuration
Register.
1.2.3 ALERT Output as an SMBus ALERT
An SMBus alert line is created when the ALERT output is
connected to: (1) one or more ALERT outputs of other
SMBus compatible devices, and (2) to a master. Under this
implementation, the LM64’s ALERT should be operated us-
ing the ARA (Alert Response Address) protocol. The SMBus
2.0 ARA protocol, defined in the SMBus specification 2.0, is
a procedure designed to assist the master in determining
which part generated an interrupt and to service that inter-
rupt.
The SMBus alert line is connected to the open-drain ports of
all devices on the bus, thereby AND’ing them together. The
ARA method allows the SMBus master, with one command,
to identify which part is pulling the SMBus alert line LOW. It
also prevents the part from pulling the line LOW again for the
same triggering condition. When an ARA command is re-
ceived by all devices on the bus, the devices pulling the
SMBus alert line LOW: (1) send their address to the master
and (2) release the SMBus alert line after acknowledgement
of their address.
The SMBus Specifications 1.1 and 2.0 state that in response
to and ARA (Alert Response Address) “after acknowledging
the slave address the device must disengage its ALERT
pulldown”. Furthermore, “if the host still sees ALERT low
when the message transfer is complete, it knows to read the
ARA again.” This SMBus “disengaging ALERT requirement
prevents locking up the SMBus alert line. Competitive parts
may address the “disengaging of ALERT” differently than the
LM64 or not at all. SMBus systems that implement the ARA
protocol as suggested for the LM64 will be fully compatible
with all competitive parts.
The LM64 fulfills “disengaging of ALERT” by setting the
ALERT Mask Bit in the Configuration Register after sending
out its address in response to an ARA and releasing the
ALERT output pin. Once the ALERT Mask bit is activated,
the ALERT output pin will be disabled until enabled by
software. In order to enable theALERT the master must read
the ALERT Status Register, during the interrupt service rou-
tine and then reset the ALERT Mask bit in the Configuration
Register to 0 at the end of the interrupt service routine.
The following sequence describes the ARA response proto-
col.
1.
Master senses SMBus alert line low
20065507
FIGURE 4. ALERT Output as Temperature Comparator
Response Diagram
20065508
FIGURE 5. ALERT Output as an Interrupt Temperature
Response Diagram
L
www.national.com
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM6584 | TFT-LCD Quad, 13V RRIO High Output Current |
| LM6584MA | TFT-LCD Quad, 13V RRIO High Output Current |
| LM6584MAX | TFT-LCD Quad, 13V RRIO High Output Current |
| LM6584MT | TFT-LCD Quad, 13V RRIO High Output Current |
| LM6584MTX | TFT-LCD Quad, 13V RRIO High Output Current |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM6402A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:E/D MOS LSI |
| LM6402G | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:N CHANNEL E/D MOS LSI 4 BIT MICROCOMPUTER |
| LM6402H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LM6402L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LM64032B | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:SPECIFICATION OF THE DOT-MATRIX LCD UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。