參數(shù)資料
型號: LM2316SLBX
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16
封裝: CSP-16
文件頁數(shù): 8/19頁
文件大?。?/td> 300K
代理商: LM2316SLBX
1.7 Application Information (Continued)
1.7.6 N COUNTER
The calculated value of N, and the value of P are now used to determine the values of A and B where A and B are both integer
values:
N=P * B+ A
where B is the divisor and A is the remainder. Therefore:
B = div (N/P)
and
A = N(B * P)
For this example, B and A are calculated as follows:
B = div (4750/32) = 148 = 0000010010100
and
A = 4750 (148 * 32)=14=01110
To load the N counter with these values, the programming bit stream would be as follows. The first bit, the GO bit, (MSB) N[19]
is used for FastLock operation and will be discussed in the F Latch section. The next 13 bits, (N[18]–N[6]) shifted in, are the B
counter value, 0000010010100
b *. Bits N[5]–N[1] are the A counter and are 01110b in this example. The final two bits (the control
bits) are 1,0 identifying the N counter. In programming the N counter, the value of B must be greater than or equal to A, and the
value of B must be greater than or equal to 3.
Note: *In programming the counter, data is shifted in MSB first.
1.7.7 R COUNTER
Programming the R counter is done by shifting in the binary value of R calculated previously (50
d = 110010b). The first bit shifted
in is R[19] the LD precision bit. The next 4 bits (R[18]–R[15]) shifted in, are used for testing and should always be loaded with
zeros. The R[14]–R[1] bits are used to program the reference divider ratio and should be 00000000110010
b for this example. The
final two bits, C[1] and C[2] denote the R counter and should be 0, 0. The resulting bit stream looks as follows:
1.7.8 F LATCH
To program the device for any of the FastLock modes, C[1] = 0 and C[2] = 1 which direct data to the F latch. The Section 1.3
FUNCTION AND INITIALIZATION LATCH section discusses the 4 modes of FastLock operation. The user must first determine
which FastLock mode will be used. When using any of the FastLock modes, the programmer needs to experimentally determine
the length of time to stay in high gain mode. This is done by looking at the transient response and determining the time at which
the device has settled to within the appropriate frequency tolerance. FastLock mode should be terminated just prior to “l(fā)ock” to
place the switching phase glitch within the transient settling time. The counter reset mode (F[1] bit) holds both the N and R
counters at load point when F[1] = HIGH. Upon setting F[1] = LOW, the N and R counters will resume counting in close phase
alignment. Other functions of the F latch such as FoLD output control, Phase detector polarity, and charge pump TRI-STATE are
defined in the 1.3 FUNCTION AND INITIALIZATION LATCH section also.
DS100127-14
DS100127-16
LMX2306/LMX2316/LMX2326
www.national.com
16
相關(guān)PDF資料
PDF描述
LM25066APSQE POWER SUPPLY SUPPORT CKT, QCC24
LM2575T-012G 3.2 A SWITCHING REGULATOR, 63 kHz SWITCHING FREQ-MAX, SFM5
LM2577K-12/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBFM2
LM2577KADJ/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBCY4
LM2577K-15/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBFM2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM231A 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Precision Voltage-to-Frequency Converters
LM231AN 功能描述:電壓頻率轉(zhuǎn)換及頻率電壓轉(zhuǎn)換 RoHS:否 制造商:Texas Instruments 全標(biāo)度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube
LM231AN/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter
LM231AN/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter
LM231AN/NOPB 功能描述:電壓頻率轉(zhuǎn)換及頻率電壓轉(zhuǎn)換 RoHS:否 制造商:Texas Instruments 全標(biāo)度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube