參數(shù)資料
型號: LM2316SLBX
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16
封裝: CSP-16
文件頁數(shù): 19/19頁
文件大小: 300K
代理商: LM2316SLBX
1.0 Functional Description (Continued)
1.3 FUNCTION AND INITIALIZATION LATCHES
Both the function and initialization latches write to the same registers. (See Section 1.7.1 DEVICE PROGRAMMING AFTER
FIRST APPLYING V
CC section for initialization latch description.)
TABLE 1. Programmable Modes
C1
C2
F1
F2
F3–5
F6
F7
F8
0
1
COUNTER
POWER DOWN
FoLD
PD
CP
FASTLOCK
RESET
CONTROL
POLARITY
TRI-STATE
ENABLE
F9
F10
F11–14
F15–F17
F18
FAST-
TIMEOUT
TEST
POWER
LOCK
COUNTER
MODES
DOWN
CONTROL
ENABLE
VALUE
MODE
TABLE 2. Mode Select Truth Table
REGISTER
LEVEL
COUNTER
RESET
POWER
DOWN
PHASE
CP
TRI-STATE
DETECTOR
POLARITY
0
RESET
POWERED
NEGATIVE
NORMAL
DISABLED
UP
OPERATION
1
RESET
POWERED
POSITIVE
TRI-STATE
ENABELED
DOWN
FUNCTION DESCRIPTION
F1. The Counter Reset enable mode bit F1, when activated, allows the reset of both N and R counters. Upon powering up, the
F1 bit needs to be disabled, then the N counter resumes counting in “close” alignment with the R counter. (The maximum error
is one prescalar cycle).
F2. Refer to Section 1.3.1 POWERDOWN OPERATION section.
F3–5. Controls output of FoLD pin. See FoLD truth table. See
Table 4.
F6. Phase Detector Polarity. Depending upon VCO characteristics, F6 bit should be set accordingly. When VCO characteristics
are positive F6 should be set HIGH; When VCO characteristics are negative F6 should be set LOW
F7. Charge Pump TRI-STATE is set using bit F7. For normal operation this bit is set to zero.
F8. When the FastLock Enable bit is set the part is forced into one of the four FastLock modes. See description in
Table 5,
FastLock Decoding.
F9. The FastLock Control bit determines the mode of operation when in FastLock (F8 = 1). When not in FastLock mode, FL
o
can be used as a general purpose output controlled by this bit. For F9 = 1, FL
o is HIGH and for F9 = 0, FLo is LOW. See Table
5 for truth table.
F10. Timeout Counter Enable bit is set to 1 to enable the timeout counter. See
Table 5 for truth table.
F11–14. FastLock Timeout Counter is set using bits F11-14.
Table 6 for counter values.
F15–17. Function bits F15–F17 are for Test Modes, and should be set to 0 for normal use.
F18. Refer to Section 1.3.1 POWERDOWN OPERATION section.
DS100127-7
LMX2306/LMX2316/LMX2326
www.national.com
9
相關PDF資料
PDF描述
LM25066APSQE POWER SUPPLY SUPPORT CKT, QCC24
LM2575T-012G 3.2 A SWITCHING REGULATOR, 63 kHz SWITCHING FREQ-MAX, SFM5
LM2577K-12/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBFM2
LM2577KADJ/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBCY4
LM2577K-15/883 6 A SWITCHING REGULATOR, 62 kHz SWITCHING FREQ-MAX, MBFM2
相關代理商/技術參數(shù)
參數(shù)描述
LM231A 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Precision Voltage-to-Frequency Converters
LM231AN 功能描述:電壓頻率轉換及頻率電壓轉換 RoHS:否 制造商:Texas Instruments 全標度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube
LM231AN/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter
LM231AN/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter
LM231AN/NOPB 功能描述:電壓頻率轉換及頻率電壓轉換 RoHS:否 制造商:Texas Instruments 全標度頻率:4000 KHz 線性誤差:+/- 1 % FSR 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 25 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-14 封裝:Tube