- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384594 > LM1276 (National Semiconductor Corporation) 150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | LM1276 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs |
| 中文描述： | 150 MHz的I2C兼容的RGB前置放大器512個(gè)字符OSD光盤，512個(gè)字符RAM和4 DAC的內(nèi)置 |
| 文件頁數(shù)： | 7/50頁 |
| 文件大小： | 2597K |
| 代理商： | LM1276 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
System Interface Signal Characteristics
(Continued)
Unless otherwise noted: T
= 25C, V
= +5.0V, V
= 0.7V, V
= V
, C
= 8 pF, Video Outputs = 2.0 V
P-P
. See (Note 7)
for Min and Max parameters and (Note 6) for Typicals. DAC parameters apply to all 4 DACs.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
t
H-BLANK ON
H-Blank Time Delay - On
+ Zero crossing of I
HFB
to 50% of
output blanking start. I
24
= +1.5mA
Zero crossing of I
HFB
to 50% of
output blanking end. I
24
= 100μA
Test Setting 4, AC input signal
45
ns
t
H-BLANK OFF
H-Blank Time Delay - Off
85
ns
V
BLANK
Max
f
FREERUN
Maximum Video Blanking Level
Free Run H Frequency, Including
H Blank
Minimum Clamp Pulse Width
Maximum Low Level Clamp
Pulse Voltage
Minimum High Level Clamp
Pulse Voltage
Clamp Gate Low Input Current
Clamp Gate High Input Current
Time from End of Clamp Pulse to
Start of Video
0
0.25
V
42
kHz
t
PW CLAMP
V
CLAMP MAX
See (Note 15)
Video Clamp Functioning
200
ns
2.0
V
V
CLAMP MIN
Video Clamp Functioning
3.0
V
I
CLAMP
Low
I
CLAMP
High
t
CLAMP-VIDEO
V
23
= 2V
V
23
= 3V
Referenced to Blue, Red and Green
inputs
0.4
0.4
μA
μA
50
ns
Note 1:
Limits of Absolute Maximum Ratings indicate below which damage to the device must not occur.
Note 2:
Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.
Note 3:
All voltages are measured with respect to GND, unless otherwise specified.
Note 4:
Human body model, 100 pF discharged through a 1.5 k
resistor.
Note 5:
Input from signal generator: t
r
, t
f
<
1 ns.
Note 6:
Typical specifications are specified at +25C and represent the most likely parametric norm.
Note 7:
Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis. The guaranteed specifications apply only for the test conditions
listed. Some performance characteristics may change when the device is not operated under the listed test conditions.
Note 8:
The supply current specified is the quiescent current for V
CC
and 5V Dig with R
L
=
∞
. Load resistors are not required and are not used in the test circuit,
therefore all the supply current is used by the pre-amp.
Note 9:
Linearity Error is the maximum variation in step height of a 16 step staircase input signal waveform with a 0.7 V
P-P
level at the input. All 16 steps equal,
with each at least 100 ns in duration.
Note 10:
dt/dV
CC
= 200*(t
5.5V
–t
4.5V
)/ ((t
5.5V
+ t
4.5V
)) %/V, where: t
5.5V
is the rise or fall time at V
CC
= 5.5V, and t
4.5V
is the rise or fall time at V
CC
= 4.5V.
Note 11:
A
track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three gain stages. It is the difference in
gain change between any two amplifiers with the contrast set to A
V
C50% and measured relative to the A
V
max condition. For example, at A
V
max the three
amplifiers’ gains might be 12.1 dB, 11.9 dB, and 11.8 dB and change to 2.2 dB, 1.9 dB and 1.7 dB respectively for contrast set to A
V
C50%. This yields a typical
gain change of 10.0 dB with a tracking change of
±
0.2 dB.
Note 12:
The ABL input provides smooth decrease in gain over the operational range of 0 dB to 5 dB:
A
ABL
= A(V
ABL
= V
ABL MAX GAIN
) – A (V
ABL
=
V
ABL MIN GAIN
). Beyond 5 dB the gain characteristics, linearity and pulse response may depart from normal values.
Note 13:
Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200 pF cap is charged to the specific voltage, then discharged directly into the
IC with no external series resistor (resistance of discharge path must be under 50
).
Note 14:
Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier
inputs to simulate generator loading. Repeat test at f
IN
= 10 MHz for V
SEP
10 MHz.
Note 15:
A minimum pulse width of 200 ns is the guaranteed minimum for a horizontal line of 15 kHz. This limit is guaranteed by design. If a lower line rate is used
then a longer clamp pulse may be required.
Note 16:
Adjust input frequency from 10 MHz (A
V
max reference level) to the 3 dB corner frequency (f
3 dB
).
Note 17:
Once the spot killer has been activated, the LM1276 remains in the off state until V
CC
is cycled (reduced below 0.5V and then restored to 5V).
Hexadecimal and Binary Notation
Hexadecimal numbers appear frequently throughout this
document, representing slave and register addresses, and
register values. These appear in the format “0x...”. For ex-
ample, the slave address for writing the registers of the
LM1276 is hexadecimal BA, written as 0xBA. On the other
hand, binary values, where the individual bit values are
shown, are indicated by a trailing “b”. For example, 0xBA is
equal to 10111010b. A subset of bits within a register is
referred to by the bit numbers in brackets following the
register value. For example, the OSD contrast bits are the
fourth, fifth, and sixth bits of register 0x8538. Since the first
bit is bit 0, the OSD contrast register is 0x8538[5:3].
Register Test Settings
Table 1
shows the definitions of the Test Settings 1–8 re-
ferred to in the specifications sections. Each test setting is a
combination of five hexadecimal register values, Contrast,
Gain (Blue, Red, Green) and DC offset.
L
www.national.com
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM1276AAA | 150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs |
| LM139JAN | Low Power Low Offset Voltage Quad Comparators |
| LM1403 | Precision 2.50V Reference |
| LM1403A | Precision 2.50V Reference |
| LM1403AN | Precision 2.50V Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM1276AAA | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs |
| LM1279 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:110 MHz RGB Video Amplifier System with OSD |
| LM12791DL WAF | 制造商:Texas Instruments 功能描述: |
| LM1279A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LM1279AN | 功能描述:IC AMP RGB VIDEO SYSTEM 20-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 應(yīng)用:驅(qū)動(dòng)器 輸出類型:差分 電路數(shù):3 -3db帶寬:350MHz 轉(zhuǎn)換速率:1000 V/µs 電流 - 電源:14.5mA 電流 - 輸出 / 通道:60mA 電壓 - 電源，單路/雙路(±):5 V ~ 12 V，±2.5 V ~ 6 V 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。