- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385472 > LH75411N0Q100C0 (NXP Semiconductors N.V.) System-on-Chip PDF資料下載
參數(shù)資料
| 型號： | LH75411N0Q100C0 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | System-on-Chip |
| 封裝： | LH75401N0Q100C0<SOT486-1 (LQFP144)|<<http://www.nxp.com/packages/SOT486-1.html<1<Always Pb-free,;LH75411N0Q100C0<SOT486-1 (LQFP144)|<<http://www.nxp.com/packages/SOT486-1 |
| 文件頁數(shù)： | 26/63頁 |
| 文件大?。?/td> | 665K |
| 代理商： | LH75411N0Q100C0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
LH75401/LH75411
System-on-Chip
26
Rev. 01
—
16 July 2007
Preliminary data sheet
NXP Semiconductors
Static Random Access Memory Controller
The LH75401/LH75411 microcontrollers have 32 kB
of Static Random Access Memory (SRAM) organized
into two 16 kB blocks:
16 kB of TCM 0 Wait State SRAM is available to the
processor as an ARM7TDMI-S bus slave.
16 kB of internal SRAM is available as an AHB slave
and accessible via processor, DMAC, and LCDC.
Each memory segment is 512 MB, though the TCM
and internal SRAMs are 16 kB each in size. Any
access beyond the first 16 kB is mapped to the lower
16 kB, but does not cause a data or prefetch abort.
Static Memory Controller (SMC)
The Static Memory Controller (SMC) is an AMBA
AHB slave peripheral that provides the interface
between the LH75401/LH75411 microcontrollers and
external memory devices.
SMC FEATURES
Provides four banks of external memory, each with a
maximum size of 16 MB.
Supports
Random Access Memory (RAM), Read Only
Memory (ROM), Flash, and burst ROM
Supports external bus and external device widths of
8 and 16 bits
Supports Asynchronous Burst Mode read access for
Burst Mode ROM devices, with up to 32 independent
wait states for read and write accesses
Supports indefinite extended wait states via an
external hardware pin (nWAIT)
Supports varied bus turnaround cycles (1 to 16)
between a read and write operation
memory-mapped
devices,
including
Direct Memory Access Controller (DMAC)
One central DMAC services all peripheral DMA
requirements for the DMA-capable peripherals listed in
Table 9.
The DMA is controlled by the system clock. It has an
APB slave port for programming of its registers and an
AHB port for data transfers.
DMAC FEATURES
Four data streams that can be used to service:
– Four peripheral data streams (peripheral-to-
memory or memory-to-peripheral)
– Three peripheral data streams and one memory-
to-memory data stream.
Three transfer modes:
– Memory to Memory (selectable on Stream3)
– Peripheral to Memory (all streams)
– Memory to Peripheral (all streams).
Built-in data stream arbiter
Seven programmable registers for each stream
Ability for each stream to indicate a transfer error via
an interrupt
16-word First-In, First Out (FIFO) array, with pack
and unpack logic to handle all input/output combina-
tions of byte, half-word, and word transfers
APB slave port allows the ARM core to program
DMAC registers
AHB port for data transfers.
Table 8. APB Peripheral Register Mapping
ADDRESS RANGE
DEVICE
0xFFFC0000 - 0xFFFC0FFF UART0 (16550)
0xFFFC1000 - 0xFFFC1FFF UART1 (16550)
0xFFFC2000 - 0xFFFC2FFF UART2 (82510)
0xFFFC3000 - 0xFFFC3FFF Analog-to-Digital Converter
0xFFFC4000 - 0xFFFC4FFF Timer Module
0xFFFC5000 - 0xFFFC5FFFReserved (LH75411)
0xFFFC6000 - 0xFFFC6FFF Synchronous Serial Port
0xFFFC7000 - 0xFFFDAFFF Reserved
0xFFFDB000 - 0xFFFDBFFF GPIO4
0xFFFDC000 - 0xFFFDCFFF GPIO3
0xFFFDD000 - 0xFFFDDFFF GPIO2
0xFFFDE000 - 0xFFFDEFFF GPIO1
0xFFFDF000 - 0xFFFDFFFF GPIO0
0xFFFE0000 - 0xFFFE0FFF Real Time Clock
0xFFFE1000 - 0xFFFE1FFF DMAC
0xFFFE2000 - 0xFFFE2FFFController
0xFFFE3000 - 0xFFFE3FFF Watchdog Timer
0xFFFE4000 - 0xFFFE4FFF Advanced LCD Interface
0xFFFE5000 - 0xFFFE5FFF I/O Configuration Peripheral
0xFFFE6000 - 0xFFFEFFFF Reserved
Table 9. DMAC Stream Assignments
DMA REQUEST SOURCE
DMA STREAM
UART1RX (highest priority)
Stream0
UART1TX
Stream1
UART0RX/External Request (DREQ)
Stream2
UART0TX (lowest priority)
Stream3
相關PDF資料 |
PDF描述 |
|---|---|
| LH79520N0Q000B1 | System-on-Chip |
| LH79524N0F100A1 | System-on-Chip |
| LH79525N0Q100A1 | System-on-Chip |
| LH7A400N0F000B5 | 32-Bit System-on-Chip |
| LH7A400N0F076B5 | 32-Bit System-on-Chip |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LH75411N0Q100C0,55 | 功能描述:ARM微控制器 - MCU LCD,EXT BUS,ADC,QFP144 RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75411N0Q100C0,551 | 制造商:NXP Semiconductors 功能描述: |
| LH75411N0Q100C0;55 | 功能描述:ARM微控制器 - MCU LCD EXT BUS ADC RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75411N0Q100C0-S | 功能描述:ARM微控制器 - MCU ARM7 LCD ADC JTAG RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LH75G | 制造商:Thomas & Betts 功能描述:3/4 NPT GRAY CORD GRIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。