參數資料
型號: LFEC3E-5FN256C
廠商: Lattice Semiconductor Corporation
文件頁數: 13/163頁
文件大?。?/td> 0K
描述: IC FPGA 3.1KLUTS 256FPBGA
標準包裝: 90
系列: EC
邏輯元件/單元數: 3100
RAM 位總計: 56320
輸入/輸出數: 160
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FPBGA(17x17)
2-8
Architecture
LatticeECP/EC Family Data Sheet
Secondary Clock Sources
LatticeECP/EC devices have four secondary clock resources per quadrant. The secondary clock branches are
tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These
secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-7.
Figure 2-7. Secondary Clock Sources
Clock Routing
The clock routing structure in LatticeECP/EC devices consists of four Primary Clock lines and a Secondary Clock
network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-8 shows
this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in
Figure 2-9. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in
20 Secondary Clock Sources
To Quadrant Clock Selection
From Routing
From
Routing
From
Routing
From
Routing
From
Routing
From
Routing
From
Routing
From
Routing
From
Routing
相關PDF資料
PDF描述
ABC43DRXS-S734 CONN EDGECARD 86POS DIP .100 SLD
ASC28DRAN-S734 CONN EDGECARD 56POS .100 R/A PCB
ASC28DRAH-S734 CONN EDGECARD 56POS .100 R/A PCB
ACE45DHHR CONN EDGECARD 90POS 1MM DIP SLD
ACM44DSUS CONN EDGECARD 88POS .156 DIP SLD
相關代理商/技術參數
參數描述
LFEC3E-5FN256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-5FN484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-5FN484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-5FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-5FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet