- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358766 > LC78631E (Sanyo Electric Co.,Ltd.) 16-bit fixed point DSP with Flash PDF資料下載
參數(shù)資料
| 型號： | LC78631E |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-bit fixed point DSP with Flash |
| 中文描述： | 具有閃存的 16 位定點(diǎn) DSP |
| 文件頁數(shù)： | 9/34頁 |
| 文件大?。?/td> | 503K |
| 代理商： | LC78631E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
No. 5342-9/34
LC78631E
Note:
Of the general-purpose I/O ports, any unused input ports must be connected to 0 V, or set to be output ports.
Pin No.
Symbol
I/O
Function
51
XV
SS
X
OUT
X
IN
XV
DD
RV
SS
RCHN
Crystal oscillator ground. Must be connected to 0 V.
52
O
16.9344 MHz crystal oscillator connections. Use a 33.8688 MHz crystal oscillator for quad-speed playback.
53
I
54
Crystal oscillator power supply
55
Right channel ground. Must be connected to 0 V.
56
O
One-bit D/A
converter pins
Right channel N output
57
RCHP
O
Right channel P output
58
RV
DD
MUTER
Right channel power supply
59
O
Right channel mute output
60
SBSY
O
Subcode block synchronization signal output
61
EFLG
O
C1 and C2 error correction state monitor
62
PW
O
Subcode P, Q, R, S, T, U, V, and W output
63
SFSY
O
Subcode frame synchronization signal output. Falls when the subcode output goes to the standby state.
64
SBCK
I
Subcode readout clock input. This is a Schmitt input. This pin must be connected to 0 V if unused.
65
DOUT
O
Digital output
66
FSX
O
Outputs a 7.35 kHz synchronization signal generated by dividing the crystal oscillator frequency.
67
WRQ
O
Subcode Q output standby output
68
RWC
I
Read/write control input
69
SQOUT
O
Subcode Q output
70
COIN
I
Input for commands from the control microprocessor
71
CQCK
I
Command input acquisition clock. Also used as the SQOUT subcode readout clock input. This is a Schmitt input.
72
RES
I
Chip reset input. This pin must be set low temporarily when power is first applied.
73
FAST
O
Functions as the PCK frequency detection monitor output in VCEC mode.
74
CONT2
O
Output port
16.9344 MHz output. 33.8688 MHz output in 4
×
playback mode
4.2336 MHz output
75
16M
O
76
4.2M
O
77
TEST5
I
Test input. A pull-down resistor is built in. Must be connected to 0 V.
78
CS
I
Chip select input. A pull-down resistor is built in. When control is not used, this pin must be connected to 0 V.
79
DEFI
I
Defect detection signal input. Must be connected to 0 V if unused.
80
VCOC
I
Variable pitch VCO control input. Must be connected to 0 V if unused.
Continued from preceding page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC78632 | 16-bit fixed point DSP with Flash |
| LC78632RE | 16-bit fixed point DSP with Flash |
| LC78646E | CMOS LSI |
| LC7865E | Digital Signal Processor for Compact Disc Players |
| LC7867E | Digital Signal Processor for Compact Disc Players(用于CD播放器的16位DSP) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC78632 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disk Player DSP |
| LC78632RE | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disk Player DSP |
| LC78637E-E | 制造商:ON Semiconductor 功能描述: |
| LC7863KA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC78641E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Processor/Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。