- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358765 > LC78626 (Sanyo Electric Co.,Ltd.) 16-bit fixed point DSP with Flash PDF資料下載
參數(shù)資料
| 型號： | LC78626 |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-bit fixed point DSP with Flash |
| 中文描述： | 具有閃存的 16 位定點 DSP |
| 文件頁數(shù)： | 12/32頁 |
| 文件大?。?/td> | 475K |
| 代理商： | LC78626 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Pin Applications
1
The HF Signal Input Circuit
Pin 18: EFMI, Pin 17: EFMO, Pin 1: DEFI, and Pin 20: CLV
+
When an HF signal is input to the EFMI, an EFM signal (NRZ),
sliced at the optimal levels, is obtained.
As a countermeasure against defects, when the DEFI pin (Pin 1)
is high, the slice level control output EFMO pin (Pin 17) goes to
a high impedance state, and the slice level is held. However, this
is only enabled when the CLV is in phase-control mode, or in
other words, when the V/P pin (Pin 22) is low. This can be
structured from a combination with the DEF pin of LA9230/40
series ICs.
* When the EFMI and CLV
+
signal lines are close to each other
then the error rate due to unnecessary radiation may increase.
It is recommended that these two lines be separated by a
ground line or by a V
DD
line as a shield line.
2
The PLL Clock Playback Circuit
Pin 3: PDO, Pin 5: ISET and Pin 7: FR
The VCO circuit is equipped internally, and the PLL circuit is
structured using external resistors and external capacitors. The
ISET is the reference current for the charge pump. The PDO is
the loop filter for the VCO circuit, and the FR is the resistor that
determines the frequency range of the VCO.
Reference Values
R1 = 68 k
C1 = 0.1 μF (standard speed)
C1 = 0.047 μF (2
×
speed)
R2 = 680
C2 = 0.1 μF
R3 = 5.1 k
* It is recommended that a carbon coated resistor with a
tolerance of ± 5.0% be used for R3.
3
The VCO Monitor
Pin 29: PCK
This is the monitor pin with an average frequency of 4.3218 MHz, which is a 1/2 frequency division from VCO.
4
The Sync Detect Monitor
Pin 30: FSEQ
The EFM signal goes high when the frame sync signal (the true sync signal) from the PCK matches the timing (the
interpolated sync signal) generated by the counter. This serves as the sync detect monitor (holding the high level over
a single frame).
No. 5692-12/32
LC78626E
HF Signal
Frequency
and phase
comparator
Charge pump
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC78626E | 16-bit fixed point DSP with Flash |
| LC78628 | 16-bit fixed point DSP with Flash |
| LC78628E | 16-bit fixed point DSP with Flash |
| LC78630 | 16-bit fixed point DSP with Flash |
| LC78630E | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC78626E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:DSP for Compact Disk Players |
| LC78626KE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Processor/Controller |
| LC78628 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disc Player DSP with Built-in HDCD Decoder |
| LC78628E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disc Player DSP with Built-in HDCD Decoder |
| LC7863 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:DIGITAL SIGNAL PROCESSOR FOR COMPACT DISC PLAYERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。