
LC65F1306A
No.6829-7/22
Development Support
The following are currently in the development stage and will soon be available to the user for the development of the
LC65F1306A.
1.
User’s manual
Refer to the “LC65F1306A/LC651300 series user’s manual.”
2.
Development tool manual
Refer to the “EVA86000 Development Tool Manual for 4-bit microcontrollers.”
3.
Software manual
“LC65/66 Series Software Manual”
4.
Development tool
a. For program development (EVA86000 system)
b. For program evaluation
Microcontroller with Flash ROM (LC65F1306)
Pin Functions
Symbol of pins
1
1
1
I/O
Function
Option
At reset
Handling
when unused
-
-
VDD
VSS
OSC1
-
-
Power supply
Pins for connecting system clock
oscillation RC or ceramic resonator.
Leave OSC2 open when OSC1 is
used for an external clock input
-
(1) Two-pin RC oscillator,
external clock
(2) Two-pin ceramic oscillator
(3) Divider option
1. No divider
2. Divide by 3
3. Divide by 4
Open-drain output only
-
-
Input
OSC2
1
Output
PA0-PA3/
AD0-AD3
4
I/O
I/O port A0 to A3
Input in 4-bit unit (IP instruction)
Output in 4-bit unit
(OP instruction)
Testing in 1-bit unit
(BP, BNP instructions)
Set and reset in 1-bit unit
(SPB, RPB instructions)
PA3 is used for standby mode
control.
Chattering should not be occurred
on
the
PA3
instruction execution.
All four pins have shared
function.
PA0/AD0:AD converter input AD0
PA1/AD1:AD converter input AD1
PA2/AD2:AD converter input AD2
PA3/AD3: converter input AD3
I/O port C0 to C3
The port functions are identical to
those of PA0 to PA3 (See note).
The output during a reset can be
selected to be either high or low as
an option.
Note: This port has no standby
mode control function.
I/O port D0 to D3
The port functions and options are
identical to those of PC0 to PC3.
during
HALT
High-level
output (The
output
N-channel
transistors in
the off state.)
Select the
open-drain
output
option and
connect to
VSS.
PC0-PC3
4
I/O
Open-drain output only
(1) High level output during
reset.
(2) Low level output during
reset.
(1) and (2) are specified
4 bits at a time
High-level
output.
Low-level
output.
(Depending
on options
selected)
Same as PA0 to
PA3.
PD0-PD3
4
I/O
Same as PC0 to PC3.
Same as PC0 to
PC3.
Same as PA0 to
PA3.