tDPCEBS Clock Enable B Setup before Clock B T" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� LC51024VG-75F484I
寤犲晢锛� Lattice Semiconductor Corporation
鏂囦欢闋佹暩(sh霉)锛� 38/99闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC XPLD 1024MC 7.5NS 484FPBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 60
绯诲垪锛� ispMACH™ 5000VG
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏�(n猫i)鍙法绋�
鏈€澶у欢閬叉檪(sh铆)闁� tpd(1)锛� 7.5ns
闆诲闆绘簮 - 鍏�(n猫i)閮細 3 V ~ 3.6 V
閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩細 32
瀹忓柈鍏冩暩(sh霉)锛� 1024
杓稿叆/杓稿嚭鏁�(sh霉)锛� 304
宸ヤ綔婧害锛� -40°C ~ 105°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 484-BBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 484-FPBGA锛�23x23锛�
鍖呰锛� 鎵樼洡
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
39
tDPCEBS
Clock Enable B
Setup before Clock
B Time
鈥�
2.33
鈥�
2.33
鈥�
2.33
鈥�
2.33
鈥�
3.03
鈥�
ns
tDPCEBH
Clock Enable Hold
B after Clock B
Time
鈥�
-2.95
鈥�
-2.95
鈥�
-2.95
鈥�
-2.95
鈥�
-2.27
鈥�
ns
tDPADDBS
Address B Setup
before Clock B Time
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.21
鈥�
ns
tDPADDBH
Address B Hold
time after Clock B
Time
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
ns
tDPRWBS
R/W B Setup before
Clock B Time
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.21
鈥�
ns
tDPRWBH
R/W B Hold time
after Clock B Time
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
ns
tDPDATABS
Write Data B Setup
before Clock B Time
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.27
鈥�
-0.21
鈥�
ns
tDPDATABH
Write Data B Hold
after Clock B Time
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
-0.01
鈥�
ns
tDPRCLKAO
Read Clock A to
Output Delay
鈥�
5.97
鈥�
5.92
鈥�
5.86
鈥�
5.65
鈥�
9.86
ns
tDPRCLKBO
Read Clock B to
Output Delay
鈥�
5.16
鈥�
5.16
鈥�
5.16
鈥�
5.16
鈥�
6.71
ns
tDPCLKSKEW
Opposite Clock
Cycle Delay
鈥�
1.40
鈥�
1.40
鈥�
1.40
鈥�
1.40
鈥�
1.83
鈥�
ns
tDPRSTO
Reset to RAM
Output Delay
鈥�
3.30
鈥�
3.30
鈥�
3.30
鈥�
3.30
鈥�
4.29
ns
tDPRSTR
Reset Recovery
Time
鈥�
1.20
鈥�
1.20
鈥�
1.20
鈥�
1.20
鈥�
1.56
鈥�
ns
tDPRSTPW
Reset Pulse Width
鈥�
0.14
鈥�
0.14
鈥�
0.14
鈥�
0.14
鈥�
0.19
鈥�
ns
Timing v.1.8
1. The PT-delay to clock of RAM/FIFO/CAM should be tBCLK instead of tPTCLK.
2. The PT-delay to set/reset of RAM/FIFO/CAM should be tBSR instead of tPTSR.
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
SELECT
DEVICES
DISCONTINUED
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EPM7032STI44-7N IC MAX 7000 CPLD 32 44-TQFP
AGM22DRST-S664 CONN EDGECARD 44POS DIP .156 SLD
MIC5256-2.85BM5 TR IC REG LDO 2.85V .15A SOT23-5
V375A3V3E264BF CONVERTER MOD DC/DC 3.3V 264W
V375A3V3E264BL3 CONVERTER MOD DC/DC 3.3V 264W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
LC51024VG-75F676C 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 PROGRAM EXPANDED LOG RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
LC51024VG-75F676I 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 PROGRAM EXPANDED LOG RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
LC511 鍒堕€犲晢:SEOUL 鍒堕€犲晢鍏ㄧū:Seoul Semiconductor 鍔熻兘鎻忚堪:RED OVAL LAMP LED
LC511-200/N 鍒堕€犲晢:Newport Electronics Inc 鍔熻兘鎻忚堪:SENSOR, LOAD CELL, 200LB, 3MV/V, Load Capacity:200lb, Cell Output mV / V:3, External Depth:25mm, Length:121mm, Operating Temperature Min:-34C, Operating Temperature Max:82C, Supply Voltage:15VDC , RoHS Compliant: Yes
LC5128B-10T128I 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100